We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent e387299 commit 931c16bCopy full SHA for 931c16b
llvm/test/CodeGen/X86/legalize-vec-assertzext.ll
@@ -34,6 +34,21 @@ define i64 @widen_assertzext(ptr %x) nounwind {
34
ret i64 %d
35
}
36
37
+define i64 @widen_assertzext_range_attr(ptr %x) nounwind {
38
+; CHECK-LABEL: widen_assertzext_range_attr:
39
+; CHECK: # %bb.0:
40
+; CHECK-NEXT: pushq %rax
41
+; CHECK-NEXT: callq test2@PLT
42
+; CHECK-NEXT: vextracti32x4 $3, %zmm0, %xmm0
43
+; CHECK-NEXT: vmovq %xmm0, %rax
44
+; CHECK-NEXT: popq %rcx
45
+; CHECK-NEXT: vzeroupper
46
+; CHECK-NEXT: retq
47
+ %e = call noundef range(i64 0, 2) <7 x i64> @test2()
48
+ %d = extractelement <7 x i64> %e, i32 6
49
+ ret i64 %d
50
+}
51
+
52
declare <16 x i64> @test()
53
declare <7 x i64> @test2()
54
!0 = !{ i64 0, i64 2 }
0 commit comments