@@ -2662,20 +2662,17 @@ bool PPCFrameLowering::restoreCalleeSavedRegisters(
2662
2662
if (Restored[Dst])
2663
2663
continue ;
2664
2664
2665
- if (VSRContainingGPRs[Dst].second != 0 ) {
2665
+ const auto &VSR = VSRContainingGPRs[Dst];
2666
+ if (VSR.second != 0 ) {
2666
2667
assert (Subtarget.hasP9Vector ());
2667
2668
NumPEReloadVSR += 2 ;
2668
- BuildMI (MBB, I, DL, TII.get (PPC::MFVSRLD),
2669
- VSRContainingGPRs[Dst].second )
2670
- .addReg (Dst);
2671
- BuildMI (MBB, I, DL, TII.get (PPC::MFVSRD),
2672
- VSRContainingGPRs[Dst].first )
2669
+ BuildMI (MBB, I, DL, TII.get (PPC::MFVSRLD), VSR.second ).addReg (Dst);
2670
+ BuildMI (MBB, I, DL, TII.get (PPC::MFVSRD), VSR.first )
2673
2671
.addReg (TRI->getSubReg (Dst, PPC::sub_64), getKillRegState (true ));
2674
- } else if (VSRContainingGPRs[Dst] .second == 0 ) {
2672
+ } else if (VSR .second == 0 ) {
2675
2673
assert (Subtarget.hasP8Vector ());
2676
2674
++NumPEReloadVSR;
2677
- BuildMI (MBB, I, DL, TII.get (PPC::MFVSRD),
2678
- VSRContainingGPRs[Dst].first )
2675
+ BuildMI (MBB, I, DL, TII.get (PPC::MFVSRD), VSR.first )
2679
2676
.addReg (TRI->getSubReg (Dst, PPC::sub_64), getKillRegState (true ));
2680
2677
} else {
2681
2678
llvm_unreachable (" More than two GPRs spilled to a VSR!" );
0 commit comments