Skip to content

Commit 9615c3a

Browse files
committed
Address coding guideline comment
1 parent 72db501 commit 9615c3a

File tree

1 file changed

+6
-6
lines changed

1 file changed

+6
-6
lines changed

llvm/lib/Target/PowerPC/PPCISelLowering.cpp

Lines changed: 6 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -15691,13 +15691,13 @@ static void fixupShuffleMaskForPermutedSToV(
1569115691
SmallVectorImpl<int> &ShuffV, int LHSFirstElt, int LHSLastElt,
1569215692
int RHSFirstElt, int RHSLastElt, int HalfVec, unsigned LHSNumValidElts,
1569315693
unsigned RHSNumValidElts, const PPCSubtarget &Subtarget) {
15694-
for (int i = 0, e = ShuffV.size(); i < e; i++) {
15695-
int Idx = ShuffV[i];
15694+
for (int I = 0, E = ShuffV.size(); I < E; ++I) {
15695+
int Idx = ShuffV[I];
1569615696
if (Idx >= LHSFirstElt && Idx <= LHSLastElt)
15697-
ShuffV[i] +=
15697+
ShuffV[I] +=
1569815698
Subtarget.isLittleEndian() ? HalfVec : HalfVec - LHSNumValidElts;
1569915699
if (Idx >= RHSFirstElt && Idx <= RHSLastElt)
15700-
ShuffV[i] +=
15700+
ShuffV[I] +=
1570115701
Subtarget.isLittleEndian() ? HalfVec : HalfVec - RHSNumValidElts;
1570215702
}
1570315703
}
@@ -15740,8 +15740,8 @@ static SDValue getSToVPermuted(SDValue OrigSToV, SelectionDAG &DAG,
1574015740
static bool isShuffleMaskInRange(const SmallVectorImpl<int> &ShuffV,
1574115741
int HalfVec, int LHSLastElementDefined,
1574215742
int RHSLastElementDefined) {
15743-
for (int i : seq<int>(0, ShuffV.size())) {
15744-
int Index = ShuffV[i];
15743+
for (int I : seq<int>(0, ShuffV.size())) {
15744+
int Index = ShuffV[I];
1574515745
if (Index < 0) // Skip explicitly undefined mask indices.
1574615746
continue;
1574715747
// Handle first input vector of the vector_shuffle.

0 commit comments

Comments
 (0)