Skip to content

Commit 9794951

Browse files
committed
adjust intent and rebase
1 parent bf8421e commit 9794951

File tree

2 files changed

+37
-50
lines changed

2 files changed

+37
-50
lines changed

llvm/lib/Target/X86/X86ISelDAGToDAG.cpp

Lines changed: 0 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -5035,7 +5035,6 @@ void X86DAGToDAGISel::Select(SDNode *Node) {
50355035
unsigned Opcode;
50365036
switch (IntNo) {
50375037
default: llvm_unreachable("Impossible intrinsic");
5038-
#define GET_EGPR_IF_ENABLED(OPC) (Subtarget->hasEGPR() ? OPC##_EVEX : OPC)
50395038
case Intrinsic::x86_encodekey128:
50405039
Opcode = GET_EGPR_IF_ENABLED(X86::ENCODEKEY128);
50415040
break;
@@ -5519,7 +5518,6 @@ void X86DAGToDAGISel::Select(SDNode *Node) {
55195518
LoReg = UseMULX ? X86::RDX : X86::RAX;
55205519
HiReg = X86::RDX;
55215520
break;
5522-
#undef GET_EGPR_IF_ENABLED
55235521
}
55245522

55255523
SDValue Tmp0, Tmp1, Tmp2, Tmp3, Tmp4;

llvm/lib/Target/X86/X86InstrKL.td

Lines changed: 37 additions & 48 deletions
Original file line numberDiff line numberDiff line change
@@ -31,43 +31,33 @@ let SchedRW = [WriteSystem] in {
3131
}
3232

3333
let Predicates = [HasKL, NoEGPR] in {
34-
let Uses = [XMM0], Defs = [XMM0, XMM1, XMM2, XMM4, XMM5, XMM6, EFLAGS] in {
35-
def ENCODEKEY128 : Encodekey<0xFA, "encodekey128">, T8;
36-
}
37-
38-
let Uses = [XMM0, XMM1], Defs = [XMM0, XMM1, XMM2, XMM3, XMM4, XMM5, XMM6, EFLAGS] in {
39-
def ENCODEKEY256 : Encodekey<0xFB, "encodekey256">, T8;
40-
}
41-
42-
let Constraints = "$src1 = $dst", Defs = [EFLAGS], Predicates = [NoEGPR] in {
43-
def AESENC128KL : Aesencdec<0xDC, "aesenc128kl", X86aesenc128kl>, T8;
44-
45-
def AESDEC128KL : Aesencdec<0xDD, "aesdec128kl", X86aesdec128kl>, T8;
46-
47-
def AESENC256KL : Aesencdec<0xDE, "aesenc256kl", X86aesenc256kl>, T8;
48-
49-
def AESDEC256KL : Aesencdec<0xDF, "aesdec256kl", X86aesdec256kl>, T8;
50-
}
34+
let Uses = [XMM0], Defs = [XMM0, XMM1, XMM2, XMM4, XMM5, XMM6, EFLAGS] in
35+
def ENCODEKEY128 : Encodekey<0xFA, "encodekey128">, T8;
36+
37+
let Uses = [XMM0, XMM1], Defs = [XMM0, XMM1, XMM2, XMM3, XMM4, XMM5, XMM6, EFLAGS] in
38+
def ENCODEKEY256 : Encodekey<0xFB, "encodekey256">, T8;
39+
40+
let Constraints = "$src1 = $dst", Defs = [EFLAGS], Predicates = [NoEGPR] in {
41+
def AESENC128KL : Aesencdec<0xDC, "aesenc128kl", X86aesenc128kl>, T8;
42+
def AESDEC128KL : Aesencdec<0xDD, "aesdec128kl", X86aesdec128kl>, T8;
43+
def AESENC256KL : Aesencdec<0xDE, "aesenc256kl", X86aesenc256kl>, T8;
44+
def AESDEC256KL : Aesencdec<0xDF, "aesdec256kl", X86aesdec256kl>, T8;
45+
}
5146
}
5247

5348
let Predicates = [HasKL, HasEGPR, In64BitMode] in {
54-
let Uses = [XMM0], Defs = [XMM0, XMM1, XMM2, XMM4, XMM5, XMM6, EFLAGS] in {
55-
def ENCODEKEY128_EVEX : Encodekey<0xDA, "encodekey128">, EVEX, T_MAP4;
56-
}
57-
58-
let Uses = [XMM0, XMM1], Defs = [XMM0, XMM1, XMM2, XMM3, XMM4, XMM5, XMM6, EFLAGS] in {
59-
def ENCODEKEY256_EVEX : Encodekey<0xDB, "encodekey256">, EVEX, T_MAP4;
60-
}
61-
62-
let Constraints = "$src1 = $dst", Defs = [EFLAGS], Predicates = [HasEGPR, In64BitMode] in {
63-
def AESENC128KL_EVEX : Aesencdec<0xDC, "aesenc128kl", X86aesenc128kl>, EVEX, T_MAP4;
64-
65-
def AESDEC128KL_EVEX : Aesencdec<0xDD, "aesdec128kl", X86aesdec128kl>, EVEX, T_MAP4;
66-
67-
def AESENC256KL_EVEX : Aesencdec<0xDE, "aesenc256kl", X86aesenc256kl>, EVEX, T_MAP4;
68-
69-
def AESDEC256KL_EVEX : Aesencdec<0xDF, "aesdec256kl", X86aesdec256kl>, EVEX, T_MAP4;
70-
}
49+
let Uses = [XMM0], Defs = [XMM0, XMM1, XMM2, XMM4, XMM5, XMM6, EFLAGS] in
50+
def ENCODEKEY128_EVEX : Encodekey<0xDA, "encodekey128">, EVEX, T_MAP4;
51+
52+
let Uses = [XMM0, XMM1], Defs = [XMM0, XMM1, XMM2, XMM3, XMM4, XMM5, XMM6, EFLAGS] in
53+
def ENCODEKEY256_EVEX : Encodekey<0xDB, "encodekey256">, EVEX, T_MAP4;
54+
55+
let Constraints = "$src1 = $dst", Defs = [EFLAGS], Predicates = [HasEGPR, In64BitMode] in {
56+
def AESENC128KL_EVEX : Aesencdec<0xDC, "aesenc128kl", X86aesenc128kl>, EVEX, T_MAP4;
57+
def AESDEC128KL_EVEX : Aesencdec<0xDD, "aesdec128kl", X86aesdec128kl>, EVEX, T_MAP4;
58+
def AESENC256KL_EVEX : Aesencdec<0xDE, "aesenc256kl", X86aesenc256kl>, EVEX, T_MAP4;
59+
def AESDEC256KL_EVEX : Aesencdec<0xDF, "aesdec256kl", X86aesdec256kl>, EVEX, T_MAP4;
60+
}
7161
}
7262
} // SchedRW
7363

@@ -78,19 +68,18 @@ let SchedRW = [WriteSystem] in {
7868
let Uses = [XMM0, XMM1, XMM2, XMM3, XMM4, XMM5, XMM6, XMM7],
7969
Defs = [EFLAGS, XMM0, XMM1, XMM2, XMM3, XMM4, XMM5, XMM6, XMM7],
8070
mayLoad = 1 in {
81-
let Predicates = [HasWIDEKL, NoEGPR] in {
82-
def AESENCWIDE128KL : Aesencdecwide<0xD8, MRM0m, "aesencwide128kl">, T8;
83-
def AESDECWIDE128KL : Aesencdecwide<0xD8, MRM1m, "aesdecwide128kl">, T8;
84-
def AESENCWIDE256KL : Aesencdecwide<0xD8, MRM2m, "aesencwide256kl">, T8;
85-
def AESDECWIDE256KL : Aesencdecwide<0xD8, MRM3m, "aesdecwide256kl">, T8;
86-
}
87-
88-
let Predicates = [HasWIDEKL, HasEGPR, In64BitMode] in {
89-
def AESENCWIDE128KL_EVEX : Aesencdecwide<0xD8, MRM0m, "aesencwide128kl">, EVEX, T_MAP4;
90-
def AESDECWIDE128KL_EVEX : Aesencdecwide<0xD8, MRM1m, "aesdecwide128kl">, EVEX, T_MAP4;
91-
def AESENCWIDE256KL_EVEX : Aesencdecwide<0xD8, MRM2m, "aesencwide256kl">, EVEX, T_MAP4;
92-
def AESDECWIDE256KL_EVEX : Aesencdecwide<0xD8, MRM3m, "aesdecwide256kl">, EVEX, T_MAP4;
71+
let Predicates = [HasWIDEKL, NoEGPR] in {
72+
def AESENCWIDE128KL : Aesencdecwide<0xD8, MRM0m, "aesencwide128kl">, T8;
73+
def AESDECWIDE128KL : Aesencdecwide<0xD8, MRM1m, "aesdecwide128kl">, T8;
74+
def AESENCWIDE256KL : Aesencdecwide<0xD8, MRM2m, "aesencwide256kl">, T8;
75+
def AESDECWIDE256KL : Aesencdecwide<0xD8, MRM3m, "aesdecwide256kl">, T8;
76+
}
77+
78+
let Predicates = [HasWIDEKL, HasEGPR, In64BitMode] in {
79+
def AESENCWIDE128KL_EVEX : Aesencdecwide<0xD8, MRM0m, "aesencwide128kl">, EVEX, T_MAP4;
80+
def AESDECWIDE128KL_EVEX : Aesencdecwide<0xD8, MRM1m, "aesdecwide128kl">, EVEX, T_MAP4;
81+
def AESENCWIDE256KL_EVEX : Aesencdecwide<0xD8, MRM2m, "aesencwide256kl">, EVEX, T_MAP4;
82+
def AESDECWIDE256KL_EVEX : Aesencdecwide<0xD8, MRM3m, "aesdecwide256kl">, EVEX, T_MAP4;
83+
}
9384
}
94-
}
95-
9685
} // SchedRW, Predicates

0 commit comments

Comments
 (0)