Skip to content

Commit 97dc974

Browse files
committed
Small test fix.
1 parent a967997 commit 97dc974

File tree

1 file changed

+3
-3
lines changed

1 file changed

+3
-3
lines changed

llvm/test/CodeGen/SPIRV/hlsl-resources/BufferLoad.ll

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -19,7 +19,7 @@
1919
define void @RWBufferLoad_Vec4_I32() #0 {
2020
; CHECK: [[buffer:%[0-9]+]] = OpLoad [[RWBufferTypeInt]] [[IntBufferVar]]
2121
%buffer0 = call target("spirv.Image", i32, 5, 2, 0, 0, 2, 24)
22-
@llvm.spv.handle.fromBinding.tspirv.Image_f32_5_2_0_0_2_24(
22+
@llvm.spv.handle.fromBinding.tspirv.Image_i32_5_2_0_0_2_24(
2323
i32 16, i32 7, i32 1, i32 0, i1 false)
2424

2525
; CHECK: OpImageRead [[v4_int]] [[buffer]] [[zero]]
@@ -34,7 +34,7 @@ define void @RWBufferLoad_Vec4_I32() #0 {
3434
define void @RWBufferLoad_I32() #0 {
3535
; CHECK: [[buffer:%[0-9]+]] = OpLoad [[RWBufferTypeInt]] [[IntBufferVar]]
3636
%buffer1 = call target("spirv.Image", i32, 5, 2, 0, 0, 2, 24)
37-
@llvm.spv.handle.fromBinding.tspirv.Image_f32_5_2_0_0_2_24(
37+
@llvm.spv.handle.fromBinding.tspirv.Image_i32_5_2_0_0_2_24(
3838
i32 16, i32 7, i32 1, i32 0, i1 false)
3939

4040
; CHECK: [[V:%[0-9]+]] = OpImageRead [[v4_int]] [[buffer]] [[zero]]
@@ -50,7 +50,7 @@ define void @RWBufferLoad_I32() #0 {
5050
define void @RWBufferLoad_Vec2_I32() #0 {
5151
; CHECK: [[buffer:%[0-9]+]] = OpLoad [[RWBufferTypeInt]] [[IntBufferVar]]
5252
%buffer0 = call target("spirv.Image", i32, 5, 2, 0, 0, 2, 24)
53-
@llvm.spv.handle.fromBinding.tspirv.Image_f32_5_2_0_0_2_24(
53+
@llvm.spv.handle.fromBinding.tspirv.Image_i32_5_2_0_0_2_24(
5454
i32 16, i32 7, i32 1, i32 0, i1 false)
5555

5656
; CHECK: [[V:%[0-9]+]] = OpImageRead [[v4_int]] [[buffer]] [[zero]]

0 commit comments

Comments
 (0)