Skip to content

Commit 98cf656

Browse files
committed
[gn build] Port 6497283
1 parent 1cce1b4 commit 98cf656

File tree

1 file changed

+11
-0
lines changed
  • llvm/utils/gn/secondary/llvm/lib/Target/RISCV

1 file changed

+11
-0
lines changed

llvm/utils/gn/secondary/llvm/lib/Target/RISCV/BUILD.gn

Lines changed: 11 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -68,6 +68,15 @@ tablegen("RISCVGenPostLegalizeGICombiner") {
6868
td_file = "RISCVGISel.td"
6969
}
7070

71+
tablegen("RISCVGenPostLegalizeGILowering") {
72+
visibility = [ ":LLVMRISCVCodeGen" ]
73+
args = [
74+
"-gen-global-isel-combiner",
75+
"-combiners=RISCVPostLegalizerLowering",
76+
]
77+
td_file = "RISCVGISel.td"
78+
}
79+
7180
tablegen("RISCVGenRegisterBank") {
7281
visibility = [ ":LLVMRISCVCodeGen" ]
7382
args = [ "-gen-register-bank" ]
@@ -83,6 +92,7 @@ static_library("LLVMRISCVCodeGen") {
8392
":RISCVGenMacroFusion",
8493
":RISCVGenO0PreLegalizeGICombiner",
8594
":RISCVGenPostLegalizeGICombiner",
95+
":RISCVGenPostLegalizeGILowering",
8696
":RISCVGenPreLegalizeGICombiner",
8797
":RISCVGenRegisterBank",
8898

@@ -109,6 +119,7 @@ static_library("LLVMRISCVCodeGen") {
109119
"GISel/RISCVLegalizerInfo.cpp",
110120
"GISel/RISCVO0PreLegalizerCombiner.cpp",
111121
"GISel/RISCVPostLegalizerCombiner.cpp",
122+
"GISel/RISCVPostLegalizerLowering.cpp",
112123
"GISel/RISCVPreLegalizerCombiner.cpp",
113124
"GISel/RISCVRegisterBankInfo.cpp",
114125
"RISCVAsmPrinter.cpp",

0 commit comments

Comments
 (0)