Skip to content

Commit 9a038fc

Browse files
committed
[RISCV] PseudoMovImm is not a IsSignExtendingOpW instruction.
We only know it expands to a 2 instruction sequence, not necessarily a sign extended sequence. Happened to notice while I was looking at naming for the proposed rematerializable LUI+ADDI for addresses.
1 parent 82bd7ad commit 9a038fc

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

llvm/lib/Target/RISCV/RISCVInstrInfo.td

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1560,8 +1560,8 @@ def PseudoJump : Pseudo<(outs GPR:$rd), (ins pseudo_jump_symbol:$target), [],
15601560
// -riscv-use-rematerializable-movimm in RISCVISelDAGToDAG.cpp
15611561
// It will be expanded after register allocation.
15621562
// FIXME: The scheduling information does not reflect the multiple instructions.
1563-
let hasSideEffects = 0, mayLoad = 0, mayStore = 0, Size = 8, isCodeGenOnly = 1,
1564-
isPseudo = 1, isReMaterializable = 1, IsSignExtendingOpW = 1 in
1563+
let hasSideEffects = 0, mayLoad = 0, mayStore = 0, Size = 8,
1564+
isReMaterializable = 1 in
15651565
def PseudoMovImm : Pseudo<(outs GPR:$dst), (ins i32imm:$imm), []>,
15661566
Sched<[WriteIALU]>;
15671567

0 commit comments

Comments
 (0)