@@ -8,18 +8,9 @@ tracksRegLiveness: true
8
8
body : |
9
9
bb.1:
10
10
; CHECK-LABEL: name: test
11
- ; CHECK: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
12
- ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -2147483647
13
- ; CHECK-NEXT: [[C2:%[0-9]+]]:_(s32) = G_CONSTANT i32 31
14
- ; CHECK-NEXT: [[UMULH:%[0-9]+]]:_(s32) = G_UMULH [[C]], [[C1]]
15
- ; CHECK-NEXT: [[LSHR:%[0-9]+]]:_(s32) = G_LSHR [[UMULH]], [[C2]](s32)
16
- ; CHECK-NEXT: [[UREM:%[0-9]+]]:_(s32) = G_UREM [[C]], [[C]]
17
- ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s8) = G_TRUNC [[UREM]](s32)
18
- ; CHECK-NEXT: [[ZEXT:%[0-9]+]]:_(s64) = G_ZEXT [[LSHR]](s32)
19
- ; CHECK-NEXT: [[SEXT:%[0-9]+]]:_(s64) = G_SEXT [[TRUNC]](s8)
20
- ; CHECK-NEXT: [[OR:%[0-9]+]]:_(s64) = G_OR [[ZEXT]], [[SEXT]]
21
- ; CHECK-NEXT: [[TRUNC1:%[0-9]+]]:_(s32) = G_TRUNC [[OR]](s64)
22
- ; CHECK-NEXT: $w0 = COPY [[TRUNC1]](s32)
11
+ ; CHECK: [[C:%[0-9]+]]:_(s64) = G_CONSTANT i64 1
12
+ ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s32) = G_TRUNC [[C]](s64)
13
+ ; CHECK-NEXT: $w0 = COPY [[TRUNC]](s32)
23
14
; CHECK-NEXT: RET_ReallyLR implicit $w0
24
15
%0:_(s16) = G_CONSTANT i16 0
25
16
%2:_(s1) = G_CONSTANT i1 true
@@ -49,14 +40,10 @@ tracksRegLiveness: true
49
40
body : |
50
41
bb.1:
51
42
; CHECK-LABEL: name: test_inverted_div_rem
52
- ; CHECK: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
53
- ; CHECK-NEXT: [[UDIVREM:%[0-9]+]]:_(s32), [[UDIVREM1:%[0-9]+]]:_ = G_UDIVREM [[C]], [[C]]
54
- ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s8) = G_TRUNC [[UDIVREM]](s32)
55
- ; CHECK-NEXT: [[ZEXT:%[0-9]+]]:_(s64) = G_ZEXT [[UDIVREM1]](s32)
56
- ; CHECK-NEXT: [[SEXT:%[0-9]+]]:_(s64) = G_SEXT [[TRUNC]](s8)
57
- ; CHECK-NEXT: [[OR:%[0-9]+]]:_(s64) = G_OR [[ZEXT]], [[SEXT]]
58
- ; CHECK-NEXT: [[TRUNC1:%[0-9]+]]:_(s32) = G_TRUNC [[OR]](s64)
59
- ; CHECK-NEXT: $w0 = COPY [[TRUNC1]](s32)
43
+ ; CHECK: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 1
44
+ ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s8) = G_TRUNC [[C]](s32)
45
+ ; CHECK-NEXT: [[SEXT:%[0-9]+]]:_(s32) = G_SEXT [[TRUNC]](s8)
46
+ ; CHECK-NEXT: $w0 = COPY [[SEXT]](s32)
60
47
; CHECK-NEXT: RET_ReallyLR implicit $w0
61
48
%0:_(s16) = G_CONSTANT i16 0
62
49
%2:_(s1) = G_CONSTANT i1 true
0 commit comments