Skip to content

Commit a037b7f

Browse files
committed
Formatting
1 parent 2d83766 commit a037b7f

File tree

1 file changed

+10
-10
lines changed

1 file changed

+10
-10
lines changed

llvm/lib/Target/AMDGPU/SIISelLowering.cpp

Lines changed: 10 additions & 10 deletions
Original file line numberDiff line numberDiff line change
@@ -4067,14 +4067,14 @@ SDValue SITargetLowering::lowerSET_ROUNDING(SDValue Op,
40674067
// Index a table of 4-bit entries mapping from the C FLT_ROUNDS values to the
40684068
// hardware MODE.fp_round values.
40694069
if (auto *ConstMode = dyn_cast<ConstantSDNode>(NewMode)) {
4070-
uint32_t ClampedVal = std::min(
4071-
static_cast<uint32_t>(ConstMode->getZExtValue()),
4072-
static_cast<uint32_t>(AMDGPU::TowardZeroF32_TowardNegativeF64));
4073-
NewMode = DAG.getConstant(
4074-
AMDGPU::decodeFltRoundToHWConversionTable(ClampedVal), SL, MVT::i32);
4070+
uint32_t ClampedVal = std::min(
4071+
static_cast<uint32_t>(ConstMode->getZExtValue()),
4072+
static_cast<uint32_t>(AMDGPU::TowardZeroF32_TowardNegativeF64));
4073+
NewMode = DAG.getConstant(
4074+
AMDGPU::decodeFltRoundToHWConversionTable(ClampedVal), SL, MVT::i32);
40754075
} else {
40764076
SDValue BitTable =
4077-
DAG.getConstant(AMDGPU::FltRoundToHWConversionTable, SL, MVT::i64);
4077+
DAG.getConstant(AMDGPU::FltRoundToHWConversionTable, SL, MVT::i64);
40784078

40794079
// The supported standard values are 0-3. The extended values start at 8. We
40804080
// need to offset by 4 if the value is in the extended range.
@@ -4085,17 +4085,17 @@ SDValue SITargetLowering::lowerSET_ROUNDING(SDValue Op,
40854085

40864086
SDValue Four = DAG.getConstant(4, SL, MVT::i32);
40874087
SDValue IsStandardValue =
4088-
DAG.getSetCC(SL, MVT::i1, NewMode, Four, ISD::SETULT);
4088+
DAG.getSetCC(SL, MVT::i1, NewMode, Four, ISD::SETULT);
40894089
SDValue OffsetEnum = DAG.getNode(ISD::SUB, SL, MVT::i32, NewMode, Four);
40904090
SDValue IndexVal = DAG.getNode(ISD::SELECT, SL, MVT::i32, IsStandardValue,
40914091
NewMode, OffsetEnum);
40924092

40934093
SDValue Two = DAG.getConstant(2, SL, MVT::i32);
40944094
SDValue RoundModeTimesNumBits =
4095-
DAG.getNode(ISD::SHL, SL, MVT::i32, IndexVal, Two);
4095+
DAG.getNode(ISD::SHL, SL, MVT::i32, IndexVal, Two);
40964096

40974097
SDValue TableValue =
4098-
DAG.getNode(ISD::SRL, SL, MVT::i64, BitTable, RoundModeTimesNumBits);
4098+
DAG.getNode(ISD::SRL, SL, MVT::i64, BitTable, RoundModeTimesNumBits);
40994099
SDValue TruncTable = DAG.getNode(ISD::TRUNCATE, SL, MVT::i32, TableValue);
41004100

41014101
// No need to mask out the high bits since the setreg will ignore them
@@ -4106,7 +4106,7 @@ SDValue SITargetLowering::lowerSET_ROUNDING(SDValue Op,
41064106
// earlier and keep more operations scalar, but that interferes with
41074107
// combining the source.
41084108
SDValue ReadFirstLaneID =
4109-
DAG.getTargetConstant(Intrinsic::amdgcn_readfirstlane, SL, MVT::i32);
4109+
DAG.getTargetConstant(Intrinsic::amdgcn_readfirstlane, SL, MVT::i32);
41104110
NewMode = DAG.getNode(ISD::INTRINSIC_WO_CHAIN, SL, MVT::i32,
41114111
ReadFirstLaneID, NewMode);
41124112
}

0 commit comments

Comments
 (0)