@@ -207,24 +207,28 @@ HELPER_REGISTER_BINARY_INT_VP(vp_xor, VP_XOR, Xor, XOR)
207
207
BEGIN_REGISTER_VP (vp_smin, 2 , 3 , VP_SMIN, -1 )
208
208
VP_PROPERTY_BINARYOP
209
209
VP_PROPERTY_FUNCTIONAL_SDOPC(SMIN)
210
+ VP_PROPERTY_FUNCTIONAL_INTRINSIC(smin)
210
211
END_REGISTER_VP(vp_smin, VP_SMIN)
211
212
212
213
// llvm.vp.smax(x,y,mask,vlen)
213
214
BEGIN_REGISTER_VP(vp_smax, 2 , 3 , VP_SMAX, -1 )
214
215
VP_PROPERTY_BINARYOP
215
216
VP_PROPERTY_FUNCTIONAL_SDOPC(SMAX)
217
+ VP_PROPERTY_FUNCTIONAL_INTRINSIC(smax)
216
218
END_REGISTER_VP(vp_smax, VP_SMAX)
217
219
218
220
// llvm.vp.umin(x,y,mask,vlen)
219
221
BEGIN_REGISTER_VP(vp_umin, 2 , 3 , VP_UMIN, -1 )
220
222
VP_PROPERTY_BINARYOP
221
223
VP_PROPERTY_FUNCTIONAL_SDOPC(UMIN)
224
+ VP_PROPERTY_FUNCTIONAL_INTRINSIC(umin)
222
225
END_REGISTER_VP(vp_umin, VP_UMIN)
223
226
224
227
// llvm.vp.umax(x,y,mask,vlen)
225
228
BEGIN_REGISTER_VP(vp_umax, 2 , 3 , VP_UMAX, -1 )
226
229
VP_PROPERTY_BINARYOP
227
230
VP_PROPERTY_FUNCTIONAL_SDOPC(UMAX)
231
+ VP_PROPERTY_FUNCTIONAL_INTRINSIC(umax)
228
232
END_REGISTER_VP(vp_umax, VP_UMAX)
229
233
230
234
// llvm.vp.abs(x,is_int_min_poison,mask,vlen)
@@ -343,18 +347,21 @@ END_REGISTER_VP(vp_fmuladd, VP_FMULADD)
343
347
BEGIN_REGISTER_VP(vp_copysign, 2 , 3 , VP_FCOPYSIGN, -1 )
344
348
VP_PROPERTY_BINARYOP
345
349
VP_PROPERTY_FUNCTIONAL_SDOPC(FCOPYSIGN)
350
+ VP_PROPERTY_FUNCTIONAL_INTRINSIC(copysign)
346
351
END_REGISTER_VP(vp_copysign, VP_FCOPYSIGN)
347
352
348
353
// llvm.vp.minnum(x, y, mask,vlen)
349
354
BEGIN_REGISTER_VP(vp_minnum, 2 , 3 , VP_FMINNUM, -1 )
350
355
VP_PROPERTY_BINARYOP
351
356
VP_PROPERTY_FUNCTIONAL_SDOPC(FMINNUM)
357
+ VP_PROPERTY_FUNCTIONAL_INTRINSIC(minnum)
352
358
END_REGISTER_VP(vp_minnum, VP_FMINNUM)
353
359
354
360
// llvm.vp.maxnum(x, y, mask,vlen)
355
361
BEGIN_REGISTER_VP(vp_maxnum, 2 , 3 , VP_FMAXNUM, -1 )
356
362
VP_PROPERTY_BINARYOP
357
363
VP_PROPERTY_FUNCTIONAL_SDOPC(FMAXNUM)
364
+ VP_PROPERTY_FUNCTIONAL_INTRINSIC(maxnum)
358
365
END_REGISTER_VP(vp_maxnum, VP_FMAXNUM)
359
366
360
367
// llvm.vp.ceil(x,mask,vlen)
@@ -566,47 +573,47 @@ END_REGISTER_VP(vp_gather, VP_GATHER)
566
573
567
574
// llvm.vp.reduce.add(start,x,mask,vlen)
568
575
HELPER_REGISTER_REDUCTION_VP(vp_reduce_add, VP_REDUCE_ADD,
569
- experimental_vector_reduce_add )
576
+ vector_reduce_add )
570
577
571
578
// llvm.vp.reduce.mul(start,x,mask,vlen)
572
579
HELPER_REGISTER_REDUCTION_VP(vp_reduce_mul, VP_REDUCE_MUL,
573
- experimental_vector_reduce_mul )
580
+ vector_reduce_mul )
574
581
575
582
// llvm.vp.reduce.and(start,x,mask,vlen)
576
583
HELPER_REGISTER_REDUCTION_VP(vp_reduce_and, VP_REDUCE_AND,
577
- experimental_vector_reduce_and )
584
+ vector_reduce_and )
578
585
579
586
// llvm.vp.reduce.or(start,x,mask,vlen)
580
587
HELPER_REGISTER_REDUCTION_VP(vp_reduce_or, VP_REDUCE_OR,
581
- experimental_vector_reduce_or )
588
+ vector_reduce_or )
582
589
583
590
// llvm.vp.reduce.xor(start,x,mask,vlen)
584
591
HELPER_REGISTER_REDUCTION_VP(vp_reduce_xor, VP_REDUCE_XOR,
585
- experimental_vector_reduce_xor )
592
+ vector_reduce_xor )
586
593
587
594
// llvm.vp.reduce.smax(start,x,mask,vlen)
588
595
HELPER_REGISTER_REDUCTION_VP(vp_reduce_smax, VP_REDUCE_SMAX,
589
- experimental_vector_reduce_smax )
596
+ vector_reduce_smax )
590
597
591
598
// llvm.vp.reduce.smin(start,x,mask,vlen)
592
599
HELPER_REGISTER_REDUCTION_VP(vp_reduce_smin, VP_REDUCE_SMIN,
593
- experimental_vector_reduce_smin )
600
+ vector_reduce_smin )
594
601
595
602
// llvm.vp.reduce.umax(start,x,mask,vlen)
596
603
HELPER_REGISTER_REDUCTION_VP(vp_reduce_umax, VP_REDUCE_UMAX,
597
- experimental_vector_reduce_umax )
604
+ vector_reduce_umax )
598
605
599
606
// llvm.vp.reduce.umin(start,x,mask,vlen)
600
607
HELPER_REGISTER_REDUCTION_VP(vp_reduce_umin, VP_REDUCE_UMIN,
601
- experimental_vector_reduce_umin )
608
+ vector_reduce_umin )
602
609
603
610
// llvm.vp.reduce.fmax(start,x,mask,vlen)
604
611
HELPER_REGISTER_REDUCTION_VP(vp_reduce_fmax, VP_REDUCE_FMAX,
605
- experimental_vector_reduce_fmax )
612
+ vector_reduce_fmax )
606
613
607
614
// llvm.vp.reduce.fmin(start,x,mask,vlen)
608
615
HELPER_REGISTER_REDUCTION_VP(vp_reduce_fmin, VP_REDUCE_FMIN,
609
- experimental_vector_reduce_fmin )
616
+ vector_reduce_fmin )
610
617
611
618
#undef HELPER_REGISTER_REDUCTION_VP
612
619
@@ -635,12 +642,12 @@ HELPER_REGISTER_REDUCTION_VP(vp_reduce_fmin, VP_REDUCE_FMIN,
635
642
// llvm.vp.reduce.fadd(start,x,mask,vlen)
636
643
HELPER_REGISTER_REDUCTION_SEQ_VP(vp_reduce_fadd, VP_REDUCE_FADD,
637
644
VP_REDUCE_SEQ_FADD,
638
- experimental_vector_reduce_fadd )
645
+ vector_reduce_fadd )
639
646
640
647
// llvm.vp.reduce.fmul(start,x,mask,vlen)
641
648
HELPER_REGISTER_REDUCTION_SEQ_VP(vp_reduce_fmul, VP_REDUCE_FMUL,
642
649
VP_REDUCE_SEQ_FMUL,
643
- experimental_vector_reduce_fmul )
650
+ vector_reduce_fmul )
644
651
645
652
#undef HELPER_REGISTER_REDUCTION_SEQ_VP
646
653
0 commit comments