Skip to content

Commit a4ac40e

Browse files
statham-armstatham-arm
committed
[AArch64] Remove PRBAR0_ELn and PRLAR0_ELn sysregs.
The Armv8-R.64 architecture defines numbered MPU region registers with indices 1-15, not 0-15. So there's no such register as PRBAR0_EL2 or PRLAR0_EL1 (for example). The encodings that they would occupy are used for the unnumbered PRBAR_ELn and PRLAR_ELn registers. Reviewed By: labrinea Differential Revision: https://reviews.llvm.org/D117755
1 parent 19b9cd4 commit a4ac40e

File tree

3 files changed

+34
-66
lines changed

3 files changed

+34
-66
lines changed

‎llvm/lib/Target/AArch64/AArch64SystemOperands.td

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1333,7 +1333,7 @@ def : RWSysReg<"PRBAR_EL2", 0b11, 0b100, 0b0110, 0b1000, 0b000>;
13331333
def : RWSysReg<"PRLAR_EL1", 0b11, 0b000, 0b0110, 0b1000, 0b001>;
13341334
def : RWSysReg<"PRLAR_EL2", 0b11, 0b100, 0b0110, 0b1000, 0b001>;
13351335

1336-
foreach n = 0-15 in {
1336+
foreach n = 1-15 in {
13371337
foreach x = 1-2 in {
13381338
//Direct acces to Protection Region Base Address Register for n th MPU region
13391339
def : RWSysReg<!strconcat("PRBAR"#n, "_EL"#x),
@@ -1348,7 +1348,7 @@ foreach x = 1-2 in {
13481348
let Encoding{13} = !add(x,-1);
13491349
}
13501350
} //foreach x = 1-2 in
1351-
} //foreach n = 0-15 in
1351+
} //foreach n = 1-15 in
13521352
} //let Requires = [{ {AArch64::HasV8_0rOps} }] in
13531353

13541354
// v8.1a "Privileged Access Never" extension-specific system registers

‎llvm/test/MC/AArch64/armv8r-sysreg.s

Lines changed: 16 additions & 48 deletions
Original file line numberDiff line numberDiff line change
@@ -11,7 +11,6 @@ mrs x0, PRBAR_EL1
1111
mrs x0, PRBAR_EL2
1212
mrs x0, PRLAR_EL1
1313
mrs x0, PRLAR_EL2
14-
mrs x0, PRBAR0_EL1
1514
mrs x0, PRBAR1_EL1
1615
mrs x0, PRBAR2_EL1
1716
mrs x0, PRBAR3_EL1
@@ -27,7 +26,6 @@ mrs x0, PRBAR12_EL1
2726
mrs x0, PRBAR13_EL1
2827
mrs x0, PRBAR14_EL1
2928
mrs x0, PRBAR15_EL1
30-
mrs x0, PRLAR0_EL1
3129
mrs x0, PRLAR1_EL1
3230
mrs x0, PRLAR2_EL1
3331
mrs x0, PRLAR3_EL1
@@ -43,7 +41,6 @@ mrs x0, PRLAR12_EL1
4341
mrs x0, PRLAR13_EL1
4442
mrs x0, PRLAR14_EL1
4543
mrs x0, PRLAR15_EL1
46-
mrs x0, PRBAR0_EL2
4744
mrs x0, PRBAR1_EL2
4845
mrs x0, PRBAR2_EL2
4946
mrs x0, PRBAR3_EL2
@@ -59,7 +56,6 @@ mrs x0, PRBAR12_EL2
5956
mrs x0, PRBAR13_EL2
6057
mrs x0, PRBAR14_EL2
6158
mrs x0, PRBAR15_EL2
62-
mrs x0, PRLAR0_EL2
6359
mrs x0, PRLAR1_EL2
6460
mrs x0, PRLAR2_EL2
6561
mrs x0, PRLAR3_EL2
@@ -86,7 +82,6 @@ mrs x30, PRBAR_EL1
8682
mrs x30, PRBAR_EL2
8783
mrs x30, PRLAR_EL1
8884
mrs x30, PRLAR_EL2
89-
mrs x30, PRBAR0_EL1
9085
mrs x30, PRBAR1_EL1
9186
mrs x30, PRBAR2_EL1
9287
mrs x30, PRBAR3_EL1
@@ -102,7 +97,6 @@ mrs x30, PRBAR12_EL1
10297
mrs x30, PRBAR13_EL1
10398
mrs x30, PRBAR14_EL1
10499
mrs x30, PRBAR15_EL1
105-
mrs x30, PRLAR0_EL1
106100
mrs x30, PRLAR1_EL1
107101
mrs x30, PRLAR2_EL1
108102
mrs x30, PRLAR3_EL1
@@ -118,7 +112,6 @@ mrs x30, PRLAR12_EL1
118112
mrs x30, PRLAR13_EL1
119113
mrs x30, PRLAR14_EL1
120114
mrs x30, PRLAR15_EL1
121-
mrs x30, PRBAR0_EL2
122115
mrs x30, PRBAR1_EL2
123116
mrs x30, PRBAR2_EL2
124117
mrs x30, PRBAR3_EL2
@@ -134,7 +127,6 @@ mrs x30, PRBAR12_EL2
134127
mrs x30, PRBAR13_EL2
135128
mrs x30, PRBAR14_EL2
136129
mrs x30, PRBAR15_EL2
137-
mrs x30, PRLAR0_EL2
138130
mrs x30, PRLAR1_EL2
139131
mrs x30, PRLAR2_EL2
140132
mrs x30, PRLAR3_EL2
@@ -161,7 +153,6 @@ msr PRBAR_EL1, x0
161153
msr PRBAR_EL2, x0
162154
msr PRLAR_EL1, x0
163155
msr PRLAR_EL2, x0
164-
msr PRBAR0_EL1, x0
165156
msr PRBAR1_EL1, x0
166157
msr PRBAR2_EL1, x0
167158
msr PRBAR3_EL1, x0
@@ -177,7 +168,6 @@ msr PRBAR12_EL1, x0
177168
msr PRBAR13_EL1, x0
178169
msr PRBAR14_EL1, x0
179170
msr PRBAR15_EL1, x0
180-
msr PRLAR0_EL1, x0
181171
msr PRLAR1_EL1, x0
182172
msr PRLAR2_EL1, x0
183173
msr PRLAR3_EL1, x0
@@ -193,7 +183,6 @@ msr PRLAR12_EL1, x0
193183
msr PRLAR13_EL1, x0
194184
msr PRLAR14_EL1, x0
195185
msr PRLAR15_EL1, x0
196-
msr PRBAR0_EL2, x0
197186
msr PRBAR1_EL2, x0
198187
msr PRBAR2_EL2, x0
199188
msr PRBAR3_EL2, x0
@@ -209,7 +198,6 @@ msr PRBAR12_EL2, x0
209198
msr PRBAR13_EL2, x0
210199
msr PRBAR14_EL2, x0
211200
msr PRBAR15_EL2, x0
212-
msr PRLAR0_EL2, x0
213201
msr PRLAR1_EL2, x0
214202
msr PRLAR2_EL2, x0
215203
msr PRLAR3_EL2, x0
@@ -236,7 +224,6 @@ msr PRBAR_EL1, x30
236224
msr PRBAR_EL2, x30
237225
msr PRLAR_EL1, x30
238226
msr PRLAR_EL2, x30
239-
msr PRBAR0_EL1, x30
240227
msr PRBAR1_EL1, x30
241228
msr PRBAR2_EL1, x30
242229
msr PRBAR3_EL1, x30
@@ -252,7 +239,6 @@ msr PRBAR12_EL1, x30
252239
msr PRBAR13_EL1, x30
253240
msr PRBAR14_EL1, x30
254241
msr PRBAR15_EL1, x30
255-
msr PRLAR0_EL1, x30
256242
msr PRLAR1_EL1, x30
257243
msr PRLAR2_EL1, x30
258244
msr PRLAR3_EL1, x30
@@ -268,7 +254,6 @@ msr PRLAR12_EL1, x30
268254
msr PRLAR13_EL1, x30
269255
msr PRLAR14_EL1, x30
270256
msr PRLAR15_EL1, x30
271-
msr PRBAR0_EL2, x30
272257
msr PRBAR1_EL2, x30
273258
msr PRBAR2_EL2, x30
274259
msr PRBAR3_EL2, x30
@@ -284,7 +269,6 @@ msr PRBAR12_EL2, x30
284269
msr PRBAR13_EL2, x30
285270
msr PRBAR14_EL2, x30
286271
msr PRBAR15_EL2, x30
287-
msr PRLAR0_EL2, x30
288272
msr PRLAR1_EL2, x30
289273
msr PRLAR2_EL2, x30
290274
msr PRLAR3_EL2, x30
@@ -310,11 +294,10 @@ msr CONTEXTIDR_EL2, x0
310294
# CHECK-NEXT: mrs x0, PRENR_EL2 // encoding: [0x20,0x61,0x3c,0xd5]
311295
# CHECK-NEXT: mrs x0, PRSELR_EL1 // encoding: [0x20,0x62,0x38,0xd5]
312296
# CHECK-NEXT: mrs x0, PRSELR_EL2 // encoding: [0x20,0x62,0x3c,0xd5]
313-
# CHECK-NEXT: mrs x0, PRBAR0_EL1 // encoding: [0x00,0x68,0x38,0xd5]
314-
# CHECK-NEXT: mrs x0, PRBAR0_EL2 // encoding: [0x00,0x68,0x3c,0xd5]
315-
# CHECK-NEXT: mrs x0, PRLAR0_EL1 // encoding: [0x20,0x68,0x38,0xd5]
316-
# CHECK-NEXT: mrs x0, PRLAR0_EL2 // encoding: [0x20,0x68,0x3c,0xd5]
317-
# CHECK-NEXT: mrs x0, PRBAR0_EL1 // encoding: [0x00,0x68,0x38,0xd5]
297+
# CHECK-NEXT: mrs x0, PRBAR_EL1 // encoding: [0x00,0x68,0x38,0xd5]
298+
# CHECK-NEXT: mrs x0, PRBAR_EL2 // encoding: [0x00,0x68,0x3c,0xd5]
299+
# CHECK-NEXT: mrs x0, PRLAR_EL1 // encoding: [0x20,0x68,0x38,0xd5]
300+
# CHECK-NEXT: mrs x0, PRLAR_EL2 // encoding: [0x20,0x68,0x3c,0xd5]
318301
# CHECK-NEXT: mrs x0, PRBAR1_EL1 // encoding: [0x80,0x68,0x38,0xd5]
319302
# CHECK-NEXT: mrs x0, PRBAR2_EL1 // encoding: [0x00,0x69,0x38,0xd5]
320303
# CHECK-NEXT: mrs x0, PRBAR3_EL1 // encoding: [0x80,0x69,0x38,0xd5]
@@ -330,7 +313,6 @@ msr CONTEXTIDR_EL2, x0
330313
# CHECK-NEXT: mrs x0, PRBAR13_EL1 // encoding: [0x80,0x6e,0x38,0xd5]
331314
# CHECK-NEXT: mrs x0, PRBAR14_EL1 // encoding: [0x00,0x6f,0x38,0xd5]
332315
# CHECK-NEXT: mrs x0, PRBAR15_EL1 // encoding: [0x80,0x6f,0x38,0xd5]
333-
# CHECK-NEXT: mrs x0, PRLAR0_EL1 // encoding: [0x20,0x68,0x38,0xd5]
334316
# CHECK-NEXT: mrs x0, PRLAR1_EL1 // encoding: [0xa0,0x68,0x38,0xd5]
335317
# CHECK-NEXT: mrs x0, PRLAR2_EL1 // encoding: [0x20,0x69,0x38,0xd5]
336318
# CHECK-NEXT: mrs x0, PRLAR3_EL1 // encoding: [0xa0,0x69,0x38,0xd5]
@@ -346,7 +328,6 @@ msr CONTEXTIDR_EL2, x0
346328
# CHECK-NEXT: mrs x0, PRLAR13_EL1 // encoding: [0xa0,0x6e,0x38,0xd5]
347329
# CHECK-NEXT: mrs x0, PRLAR14_EL1 // encoding: [0x20,0x6f,0x38,0xd5]
348330
# CHECK-NEXT: mrs x0, PRLAR15_EL1 // encoding: [0xa0,0x6f,0x38,0xd5]
349-
# CHECK-NEXT: mrs x0, PRBAR0_EL2 // encoding: [0x00,0x68,0x3c,0xd5]
350331
# CHECK-NEXT: mrs x0, PRBAR1_EL2 // encoding: [0x80,0x68,0x3c,0xd5]
351332
# CHECK-NEXT: mrs x0, PRBAR2_EL2 // encoding: [0x00,0x69,0x3c,0xd5]
352333
# CHECK-NEXT: mrs x0, PRBAR3_EL2 // encoding: [0x80,0x69,0x3c,0xd5]
@@ -362,7 +343,6 @@ msr CONTEXTIDR_EL2, x0
362343
# CHECK-NEXT: mrs x0, PRBAR13_EL2 // encoding: [0x80,0x6e,0x3c,0xd5]
363344
# CHECK-NEXT: mrs x0, PRBAR14_EL2 // encoding: [0x00,0x6f,0x3c,0xd5]
364345
# CHECK-NEXT: mrs x0, PRBAR15_EL2 // encoding: [0x80,0x6f,0x3c,0xd5]
365-
# CHECK-NEXT: mrs x0, PRLAR0_EL2 // encoding: [0x20,0x68,0x3c,0xd5]
366346
# CHECK-NEXT: mrs x0, PRLAR1_EL2 // encoding: [0xa0,0x68,0x3c,0xd5]
367347
# CHECK-NEXT: mrs x0, PRLAR2_EL2 // encoding: [0x20,0x69,0x3c,0xd5]
368348
# CHECK-NEXT: mrs x0, PRLAR3_EL2 // encoding: [0xa0,0x69,0x3c,0xd5]
@@ -385,11 +365,10 @@ msr CONTEXTIDR_EL2, x0
385365
# CHECK-NEXT: mrs x30, PRENR_EL2 // encoding: [0x3e,0x61,0x3c,0xd5]
386366
# CHECK-NEXT: mrs x30, PRSELR_EL1 // encoding: [0x3e,0x62,0x38,0xd5]
387367
# CHECK-NEXT: mrs x30, PRSELR_EL2 // encoding: [0x3e,0x62,0x3c,0xd5]
388-
# CHECK-NEXT: mrs x30, PRBAR0_EL1 // encoding: [0x1e,0x68,0x38,0xd5]
389-
# CHECK-NEXT: mrs x30, PRBAR0_EL2 // encoding: [0x1e,0x68,0x3c,0xd5]
390-
# CHECK-NEXT: mrs x30, PRLAR0_EL1 // encoding: [0x3e,0x68,0x38,0xd5]
391-
# CHECK-NEXT: mrs x30, PRLAR0_EL2 // encoding: [0x3e,0x68,0x3c,0xd5]
392-
# CHECK-NEXT: mrs x30, PRBAR0_EL1 // encoding: [0x1e,0x68,0x38,0xd5]
368+
# CHECK-NEXT: mrs x30, PRBAR_EL1 // encoding: [0x1e,0x68,0x38,0xd5]
369+
# CHECK-NEXT: mrs x30, PRBAR_EL2 // encoding: [0x1e,0x68,0x3c,0xd5]
370+
# CHECK-NEXT: mrs x30, PRLAR_EL1 // encoding: [0x3e,0x68,0x38,0xd5]
371+
# CHECK-NEXT: mrs x30, PRLAR_EL2 // encoding: [0x3e,0x68,0x3c,0xd5]
393372
# CHECK-NEXT: mrs x30, PRBAR1_EL1 // encoding: [0x9e,0x68,0x38,0xd5]
394373
# CHECK-NEXT: mrs x30, PRBAR2_EL1 // encoding: [0x1e,0x69,0x38,0xd5]
395374
# CHECK-NEXT: mrs x30, PRBAR3_EL1 // encoding: [0x9e,0x69,0x38,0xd5]
@@ -405,7 +384,6 @@ msr CONTEXTIDR_EL2, x0
405384
# CHECK-NEXT: mrs x30, PRBAR13_EL1 // encoding: [0x9e,0x6e,0x38,0xd5]
406385
# CHECK-NEXT: mrs x30, PRBAR14_EL1 // encoding: [0x1e,0x6f,0x38,0xd5]
407386
# CHECK-NEXT: mrs x30, PRBAR15_EL1 // encoding: [0x9e,0x6f,0x38,0xd5]
408-
# CHECK-NEXT: mrs x30, PRLAR0_EL1 // encoding: [0x3e,0x68,0x38,0xd5]
409387
# CHECK-NEXT: mrs x30, PRLAR1_EL1 // encoding: [0xbe,0x68,0x38,0xd5]
410388
# CHECK-NEXT: mrs x30, PRLAR2_EL1 // encoding: [0x3e,0x69,0x38,0xd5]
411389
# CHECK-NEXT: mrs x30, PRLAR3_EL1 // encoding: [0xbe,0x69,0x38,0xd5]
@@ -421,7 +399,6 @@ msr CONTEXTIDR_EL2, x0
421399
# CHECK-NEXT: mrs x30, PRLAR13_EL1 // encoding: [0xbe,0x6e,0x38,0xd5]
422400
# CHECK-NEXT: mrs x30, PRLAR14_EL1 // encoding: [0x3e,0x6f,0x38,0xd5]
423401
# CHECK-NEXT: mrs x30, PRLAR15_EL1 // encoding: [0xbe,0x6f,0x38,0xd5]
424-
# CHECK-NEXT: mrs x30, PRBAR0_EL2 // encoding: [0x1e,0x68,0x3c,0xd5]
425402
# CHECK-NEXT: mrs x30, PRBAR1_EL2 // encoding: [0x9e,0x68,0x3c,0xd5]
426403
# CHECK-NEXT: mrs x30, PRBAR2_EL2 // encoding: [0x1e,0x69,0x3c,0xd5]
427404
# CHECK-NEXT: mrs x30, PRBAR3_EL2 // encoding: [0x9e,0x69,0x3c,0xd5]
@@ -437,7 +414,6 @@ msr CONTEXTIDR_EL2, x0
437414
# CHECK-NEXT: mrs x30, PRBAR13_EL2 // encoding: [0x9e,0x6e,0x3c,0xd5]
438415
# CHECK-NEXT: mrs x30, PRBAR14_EL2 // encoding: [0x1e,0x6f,0x3c,0xd5]
439416
# CHECK-NEXT: mrs x30, PRBAR15_EL2 // encoding: [0x9e,0x6f,0x3c,0xd5]
440-
# CHECK-NEXT: mrs x30, PRLAR0_EL2 // encoding: [0x3e,0x68,0x3c,0xd5]
441417
# CHECK-NEXT: mrs x30, PRLAR1_EL2 // encoding: [0xbe,0x68,0x3c,0xd5]
442418
# CHECK-NEXT: mrs x30, PRLAR2_EL2 // encoding: [0x3e,0x69,0x3c,0xd5]
443419
# CHECK-NEXT: mrs x30, PRLAR3_EL2 // encoding: [0xbe,0x69,0x3c,0xd5]
@@ -460,11 +436,10 @@ msr CONTEXTIDR_EL2, x0
460436
# CHECK-NEXT: msr PRENR_EL2, x0 // encoding: [0x20,0x61,0x1c,0xd5]
461437
# CHECK-NEXT: msr PRSELR_EL1, x0 // encoding: [0x20,0x62,0x18,0xd5]
462438
# CHECK-NEXT: msr PRSELR_EL2, x0 // encoding: [0x20,0x62,0x1c,0xd5]
463-
# CHECK-NEXT: msr PRBAR0_EL1, x0 // encoding: [0x00,0x68,0x18,0xd5]
464-
# CHECK-NEXT: msr PRBAR0_EL2, x0 // encoding: [0x00,0x68,0x1c,0xd5]
465-
# CHECK-NEXT: msr PRLAR0_EL1, x0 // encoding: [0x20,0x68,0x18,0xd5]
466-
# CHECK-NEXT: msr PRLAR0_EL2, x0 // encoding: [0x20,0x68,0x1c,0xd5]
467-
# CHECK-NEXT: msr PRBAR0_EL1, x0 // encoding: [0x00,0x68,0x18,0xd5]
439+
# CHECK-NEXT: msr PRBAR_EL1, x0 // encoding: [0x00,0x68,0x18,0xd5]
440+
# CHECK-NEXT: msr PRBAR_EL2, x0 // encoding: [0x00,0x68,0x1c,0xd5]
441+
# CHECK-NEXT: msr PRLAR_EL1, x0 // encoding: [0x20,0x68,0x18,0xd5]
442+
# CHECK-NEXT: msr PRLAR_EL2, x0 // encoding: [0x20,0x68,0x1c,0xd5]
468443
# CHECK-NEXT: msr PRBAR1_EL1, x0 // encoding: [0x80,0x68,0x18,0xd5]
469444
# CHECK-NEXT: msr PRBAR2_EL1, x0 // encoding: [0x00,0x69,0x18,0xd5]
470445
# CHECK-NEXT: msr PRBAR3_EL1, x0 // encoding: [0x80,0x69,0x18,0xd5]
@@ -480,7 +455,6 @@ msr CONTEXTIDR_EL2, x0
480455
# CHECK-NEXT: msr PRBAR13_EL1, x0 // encoding: [0x80,0x6e,0x18,0xd5]
481456
# CHECK-NEXT: msr PRBAR14_EL1, x0 // encoding: [0x00,0x6f,0x18,0xd5]
482457
# CHECK-NEXT: msr PRBAR15_EL1, x0 // encoding: [0x80,0x6f,0x18,0xd5]
483-
# CHECK-NEXT: msr PRLAR0_EL1, x0 // encoding: [0x20,0x68,0x18,0xd5]
484458
# CHECK-NEXT: msr PRLAR1_EL1, x0 // encoding: [0xa0,0x68,0x18,0xd5]
485459
# CHECK-NEXT: msr PRLAR2_EL1, x0 // encoding: [0x20,0x69,0x18,0xd5]
486460
# CHECK-NEXT: msr PRLAR3_EL1, x0 // encoding: [0xa0,0x69,0x18,0xd5]
@@ -496,7 +470,6 @@ msr CONTEXTIDR_EL2, x0
496470
# CHECK-NEXT: msr PRLAR13_EL1, x0 // encoding: [0xa0,0x6e,0x18,0xd5]
497471
# CHECK-NEXT: msr PRLAR14_EL1, x0 // encoding: [0x20,0x6f,0x18,0xd5]
498472
# CHECK-NEXT: msr PRLAR15_EL1, x0 // encoding: [0xa0,0x6f,0x18,0xd5]
499-
# CHECK-NEXT: msr PRBAR0_EL2, x0 // encoding: [0x00,0x68,0x1c,0xd5]
500473
# CHECK-NEXT: msr PRBAR1_EL2, x0 // encoding: [0x80,0x68,0x1c,0xd5]
501474
# CHECK-NEXT: msr PRBAR2_EL2, x0 // encoding: [0x00,0x69,0x1c,0xd5]
502475
# CHECK-NEXT: msr PRBAR3_EL2, x0 // encoding: [0x80,0x69,0x1c,0xd5]
@@ -512,7 +485,6 @@ msr CONTEXTIDR_EL2, x0
512485
# CHECK-NEXT: msr PRBAR13_EL2, x0 // encoding: [0x80,0x6e,0x1c,0xd5]
513486
# CHECK-NEXT: msr PRBAR14_EL2, x0 // encoding: [0x00,0x6f,0x1c,0xd5]
514487
# CHECK-NEXT: msr PRBAR15_EL2, x0 // encoding: [0x80,0x6f,0x1c,0xd5]
515-
# CHECK-NEXT: msr PRLAR0_EL2, x0 // encoding: [0x20,0x68,0x1c,0xd5]
516488
# CHECK-NEXT: msr PRLAR1_EL2, x0 // encoding: [0xa0,0x68,0x1c,0xd5]
517489
# CHECK-NEXT: msr PRLAR2_EL2, x0 // encoding: [0x20,0x69,0x1c,0xd5]
518490
# CHECK-NEXT: msr PRLAR3_EL2, x0 // encoding: [0xa0,0x69,0x1c,0xd5]
@@ -535,11 +507,10 @@ msr CONTEXTIDR_EL2, x0
535507
# CHECK-NEXT: msr PRENR_EL2, x30 // encoding: [0x3e,0x61,0x1c,0xd5]
536508
# CHECK-NEXT: msr PRSELR_EL1, x30 // encoding: [0x3e,0x62,0x18,0xd5]
537509
# CHECK-NEXT: msr PRSELR_EL2, x30 // encoding: [0x3e,0x62,0x1c,0xd5]
538-
# CHECK-NEXT: msr PRBAR0_EL1, x30 // encoding: [0x1e,0x68,0x18,0xd5]
539-
# CHECK-NEXT: msr PRBAR0_EL2, x30 // encoding: [0x1e,0x68,0x1c,0xd5]
540-
# CHECK-NEXT: msr PRLAR0_EL1, x30 // encoding: [0x3e,0x68,0x18,0xd5]
541-
# CHECK-NEXT: msr PRLAR0_EL2, x30 // encoding: [0x3e,0x68,0x1c,0xd5]
542-
# CHECK-NEXT: msr PRBAR0_EL1, x30 // encoding: [0x1e,0x68,0x18,0xd5]
510+
# CHECK-NEXT: msr PRBAR_EL1, x30 // encoding: [0x1e,0x68,0x18,0xd5]
511+
# CHECK-NEXT: msr PRBAR_EL2, x30 // encoding: [0x1e,0x68,0x1c,0xd5]
512+
# CHECK-NEXT: msr PRLAR_EL1, x30 // encoding: [0x3e,0x68,0x18,0xd5]
513+
# CHECK-NEXT: msr PRLAR_EL2, x30 // encoding: [0x3e,0x68,0x1c,0xd5]
543514
# CHECK-NEXT: msr PRBAR1_EL1, x30 // encoding: [0x9e,0x68,0x18,0xd5]
544515
# CHECK-NEXT: msr PRBAR2_EL1, x30 // encoding: [0x1e,0x69,0x18,0xd5]
545516
# CHECK-NEXT: msr PRBAR3_EL1, x30 // encoding: [0x9e,0x69,0x18,0xd5]
@@ -555,7 +526,6 @@ msr CONTEXTIDR_EL2, x0
555526
# CHECK-NEXT: msr PRBAR13_EL1, x30 // encoding: [0x9e,0x6e,0x18,0xd5]
556527
# CHECK-NEXT: msr PRBAR14_EL1, x30 // encoding: [0x1e,0x6f,0x18,0xd5]
557528
# CHECK-NEXT: msr PRBAR15_EL1, x30 // encoding: [0x9e,0x6f,0x18,0xd5]
558-
# CHECK-NEXT: msr PRLAR0_EL1, x30 // encoding: [0x3e,0x68,0x18,0xd5]
559529
# CHECK-NEXT: msr PRLAR1_EL1, x30 // encoding: [0xbe,0x68,0x18,0xd5]
560530
# CHECK-NEXT: msr PRLAR2_EL1, x30 // encoding: [0x3e,0x69,0x18,0xd5]
561531
# CHECK-NEXT: msr PRLAR3_EL1, x30 // encoding: [0xbe,0x69,0x18,0xd5]
@@ -571,7 +541,6 @@ msr CONTEXTIDR_EL2, x0
571541
# CHECK-NEXT: msr PRLAR13_EL1, x30 // encoding: [0xbe,0x6e,0x18,0xd5]
572542
# CHECK-NEXT: msr PRLAR14_EL1, x30 // encoding: [0x3e,0x6f,0x18,0xd5]
573543
# CHECK-NEXT: msr PRLAR15_EL1, x30 // encoding: [0xbe,0x6f,0x18,0xd5]
574-
# CHECK-NEXT: msr PRBAR0_EL2, x30 // encoding: [0x1e,0x68,0x1c,0xd5]
575544
# CHECK-NEXT: msr PRBAR1_EL2, x30 // encoding: [0x9e,0x68,0x1c,0xd5]
576545
# CHECK-NEXT: msr PRBAR2_EL2, x30 // encoding: [0x1e,0x69,0x1c,0xd5]
577546
# CHECK-NEXT: msr PRBAR3_EL2, x30 // encoding: [0x9e,0x69,0x1c,0xd5]
@@ -587,7 +556,6 @@ msr CONTEXTIDR_EL2, x0
587556
# CHECK-NEXT: msr PRBAR13_EL2, x30 // encoding: [0x9e,0x6e,0x1c,0xd5]
588557
# CHECK-NEXT: msr PRBAR14_EL2, x30 // encoding: [0x1e,0x6f,0x1c,0xd5]
589558
# CHECK-NEXT: msr PRBAR15_EL2, x30 // encoding: [0x9e,0x6f,0x1c,0xd5]
590-
# CHECK-NEXT: msr PRLAR0_EL2, x30 // encoding: [0x3e,0x68,0x1c,0xd5]
591559
# CHECK-NEXT: msr PRLAR1_EL2, x30 // encoding: [0xbe,0x68,0x1c,0xd5]
592560
# CHECK-NEXT: msr PRLAR2_EL2, x30 // encoding: [0x3e,0x69,0x1c,0xd5]
593561
# CHECK-NEXT: msr PRLAR3_EL2, x30 // encoding: [0xbe,0x69,0x1c,0xd5]

‎llvm/test/MC/Disassembler/AArch64/armv8r-sysreg.txt

Lines changed: 16 additions & 16 deletions
Original file line numberDiff line numberDiff line change
@@ -294,10 +294,10 @@
294294
// CHECK-NEXT: mrs x0, PRENR_EL2
295295
// CHECK-NEXT: mrs x0, PRSELR_EL1
296296
// CHECK-NEXT: mrs x0, PRSELR_EL2
297-
// CHECK-NEXT: mrs x0, PRBAR0_EL1
298-
// CHECK-NEXT: mrs x0, PRBAR0_EL2
299-
// CHECK-NEXT: mrs x0, PRLAR0_EL1
300-
// CHECK-NEXT: mrs x0, PRLAR0_EL2
297+
// CHECK-NEXT: mrs x0, PRBAR_EL1
298+
// CHECK-NEXT: mrs x0, PRBAR_EL2
299+
// CHECK-NEXT: mrs x0, PRLAR_EL1
300+
// CHECK-NEXT: mrs x0, PRLAR_EL2
301301
// CHECK-NEXT: mrs x0, PRBAR1_EL1
302302
// CHECK-NEXT: mrs x0, PRBAR2_EL1
303303
// CHECK-NEXT: mrs x0, PRBAR3_EL1
@@ -365,10 +365,10 @@
365365
// CHECK-NEXT: mrs x30, PRENR_EL2
366366
// CHECK-NEXT: mrs x30, PRSELR_EL1
367367
// CHECK-NEXT: mrs x30, PRSELR_EL2
368-
// CHECK-NEXT: mrs x30, PRBAR0_EL1
369-
// CHECK-NEXT: mrs x30, PRBAR0_EL2
370-
// CHECK-NEXT: mrs x30, PRLAR0_EL1
371-
// CHECK-NEXT: mrs x30, PRLAR0_EL2
368+
// CHECK-NEXT: mrs x30, PRBAR_EL1
369+
// CHECK-NEXT: mrs x30, PRBAR_EL2
370+
// CHECK-NEXT: mrs x30, PRLAR_EL1
371+
// CHECK-NEXT: mrs x30, PRLAR_EL2
372372
// CHECK-NEXT: mrs x30, PRBAR1_EL1
373373
// CHECK-NEXT: mrs x30, PRBAR2_EL1
374374
// CHECK-NEXT: mrs x30, PRBAR3_EL1
@@ -436,10 +436,10 @@
436436
// CHECK-NEXT: msr PRENR_EL2, x0
437437
// CHECK-NEXT: msr PRSELR_EL1, x0
438438
// CHECK-NEXT: msr PRSELR_EL2, x0
439-
// CHECK-NEXT: msr PRBAR0_EL1, x0
440-
// CHECK-NEXT: msr PRBAR0_EL2, x0
441-
// CHECK-NEXT: msr PRLAR0_EL1, x0
442-
// CHECK-NEXT: msr PRLAR0_EL2, x0
439+
// CHECK-NEXT: msr PRBAR_EL1, x0
440+
// CHECK-NEXT: msr PRBAR_EL2, x0
441+
// CHECK-NEXT: msr PRLAR_EL1, x0
442+
// CHECK-NEXT: msr PRLAR_EL2, x0
443443
// CHECK-NEXT: msr PRBAR1_EL1, x0
444444
// CHECK-NEXT: msr PRBAR2_EL1, x0
445445
// CHECK-NEXT: msr PRBAR3_EL1, x0
@@ -507,10 +507,10 @@
507507
// CHECK-NEXT: msr PRENR_EL2, x30
508508
// CHECK-NEXT: msr PRSELR_EL1, x30
509509
// CHECK-NEXT: msr PRSELR_EL2, x30
510-
// CHECK-NEXT: msr PRBAR0_EL1, x30
511-
// CHECK-NEXT: msr PRBAR0_EL2, x30
512-
// CHECK-NEXT: msr PRLAR0_EL1, x30
513-
// CHECK-NEXT: msr PRLAR0_EL2, x30
510+
// CHECK-NEXT: msr PRBAR_EL1, x30
511+
// CHECK-NEXT: msr PRBAR_EL2, x30
512+
// CHECK-NEXT: msr PRLAR_EL1, x30
513+
// CHECK-NEXT: msr PRLAR_EL2, x30
514514
// CHECK-NEXT: msr PRBAR1_EL1, x30
515515
// CHECK-NEXT: msr PRBAR2_EL1, x30
516516
// CHECK-NEXT: msr PRBAR3_EL1, x30

0 commit comments

Comments
 (0)