Skip to content

Commit a73d606

Browse files
committed
clang-format
1 parent 5af6d4e commit a73d606

File tree

1 file changed

+2
-1
lines changed

1 file changed

+2
-1
lines changed

llvm/lib/Target/AArch64/AArch64ISelLowering.cpp

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -4391,7 +4391,8 @@ SDValue AArch64TargetLowering::LowerVectorXRINT(SDValue Op,
43914391

43924392
// Finally, truncate the rounded floating point to an integer, rounding to
43934393
// zero.
4394-
SDValue Truncated = DAG.getNode(ISD::FP_TO_SINT, DL, ContainerVT, FOp.getOperand(0));
4394+
SDValue Truncated =
4395+
DAG.getNode(ISD::FP_TO_SINT, DL, ContainerVT, FOp.getOperand(0));
43954396

43964397
if (VT.isScalableVector())
43974398
return Truncated;

0 commit comments

Comments
 (0)