We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 8703175 commit ab5f5c1Copy full SHA for ab5f5c1
mlir/lib/Conversion/ReconcileUnrealizedCasts/ReconcileUnrealizedCasts.cpp
@@ -42,7 +42,7 @@ struct ReconcileUnrealizedCasts
42
void runOnOperation() override {
43
SmallVector<UnrealizedConversionCastOp> ops;
44
getOperation()->walk(
45
- [&](UnrealizedConversionCastOp castOp) { worklist.insert(castOp); });
+ [&](UnrealizedConversionCastOp castOp) { ops.insert(castOp); });
46
reconcileUnrealizedCasts(ops);
47
}
48
};
0 commit comments