Skip to content

Commit aeaca99

Browse files
committed
!fixup adjust names of scalar/vector preheaders in test.
1 parent a4b3773 commit aeaca99

File tree

1 file changed

+4
-6
lines changed

1 file changed

+4
-6
lines changed

llvm/test/Transforms/LoopVectorize/AArch64/sve-gather-scatter.ll

Lines changed: 4 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -279,15 +279,13 @@ for.cond.cleanup: ; preds = %for.inc, %entry
279279
ret void
280280
}
281281

282-
283-
284282
define void @gather_nxv4i32_ind64_stride2(ptr noalias nocapture %a, ptr noalias nocapture readonly %b, i64 %n) #0 {
285283
; CHECK-LABEL: @gather_nxv4i32_ind64_stride2(
286284
; CHECK-NEXT: entry:
287285
; CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.vscale.i64()
288286
; CHECK-NEXT: [[TMP1:%.*]] = shl nuw nsw i64 [[TMP0]], 3
289287
; CHECK-NEXT: [[MIN_ITERS_CHECK:%.*]] = icmp ugt i64 [[N:%.*]], [[TMP1]]
290-
; CHECK-NEXT: br i1 [[MIN_ITERS_CHECK]], label [[SCALAR_PH:%.*]], label [[VECTOR_PH:%.*]]
288+
; CHECK-NEXT: br i1 [[MIN_ITERS_CHECK]], label [[VECTOR_PH:%.*]], label [[SCALAR_PH:%.*]]
291289
; CHECK: vector.ph:
292290
; CHECK-NEXT: [[TMP2:%.*]] = call i64 @llvm.vscale.i64()
293291
; CHECK-NEXT: [[TMP7:%.*]] = shl nuw nsw i64 [[TMP2]], 3
@@ -300,7 +298,7 @@ define void @gather_nxv4i32_ind64_stride2(ptr noalias nocapture %a, ptr noalias
300298
; CHECK-NEXT: [[TMP4:%.*]] = shl nuw nsw i64 [[TMP3]], 3
301299
; CHECK-NEXT: br label [[VECTOR_BODY:%.*]]
302300
; CHECK: vector.body:
303-
; CHECK-NEXT: [[INDEX:%.*]] = phi i64 [ 0, [[SCALAR_PH]] ], [ [[INDEX_NEXT:%.*]], [[VECTOR_BODY]] ]
301+
; CHECK-NEXT: [[INDEX:%.*]] = phi i64 [ 0, [[VECTOR_PH]] ], [ [[INDEX_NEXT:%.*]], [[VECTOR_BODY]] ]
304302
; CHECK-NEXT: [[TMP9:%.*]] = call i64 @llvm.vscale.i64()
305303
; CHECK-NEXT: [[DOTIDX1:%.*]] = shl i64 [[INDEX]], 3
306304
; CHECK-NEXT: [[TMP10:%.*]] = getelementptr inbounds i8, ptr [[B:%.*]], i64 [[DOTIDX1]]
@@ -324,12 +322,12 @@ define void @gather_nxv4i32_ind64_stride2(ptr noalias nocapture %a, ptr noalias
324322
; CHECK-NEXT: [[TMP18:%.*]] = icmp eq i64 [[INDEX_NEXT]], [[N_VEC1]]
325323
; CHECK-NEXT: br i1 [[TMP18]], label [[MIDDLE_BLOCK:%.*]], label [[VECTOR_BODY]], !llvm.loop [[LOOP11:![0-9]+]]
326324
; CHECK: middle.block:
327-
; CHECK-NEXT: br label [[VECTOR_PH]]
325+
; CHECK-NEXT: br label [[SCALAR_PH]]
328326
; CHECK: scalar.ph:
329327
; CHECK-NEXT: [[BC_RESUME_VAL:%.*]] = phi i64 [ [[N_VEC1]], [[MIDDLE_BLOCK]] ], [ 0, [[ENTRY:%.*]] ]
330328
; CHECK-NEXT: br label [[FOR_BODY:%.*]]
331329
; CHECK: for.body:
332-
; CHECK-NEXT: [[INDVARS_IV:%.*]] = phi i64 [ [[INDVARS_IV_NEXT:%.*]], [[FOR_BODY]] ], [ [[BC_RESUME_VAL]], [[VECTOR_PH]] ]
330+
; CHECK-NEXT: [[INDVARS_IV:%.*]] = phi i64 [ [[INDVARS_IV_NEXT:%.*]], [[FOR_BODY]] ], [ [[BC_RESUME_VAL]], [[SCALAR_PH]] ]
333331
; CHECK-NEXT: [[ARRAYIDX_IDX:%.*]] = shl i64 [[INDVARS_IV]], 3
334332
; CHECK-NEXT: [[ARRAYIDX:%.*]] = getelementptr inbounds i8, ptr [[B]], i64 [[ARRAYIDX_IDX]]
335333
; CHECK-NEXT: [[TMP16:%.*]] = load float, ptr [[ARRAYIDX]], align 4

0 commit comments

Comments
 (0)