@@ -279,15 +279,13 @@ for.cond.cleanup: ; preds = %for.inc, %entry
279
279
ret void
280
280
}
281
281
282
-
283
-
284
282
define void @gather_nxv4i32_ind64_stride2 (ptr noalias nocapture %a , ptr noalias nocapture readonly %b , i64 %n ) #0 {
285
283
; CHECK-LABEL: @gather_nxv4i32_ind64_stride2(
286
284
; CHECK-NEXT: entry:
287
285
; CHECK-NEXT: [[TMP0:%.*]] = call i64 @llvm.vscale.i64()
288
286
; CHECK-NEXT: [[TMP1:%.*]] = shl nuw nsw i64 [[TMP0]], 3
289
287
; CHECK-NEXT: [[MIN_ITERS_CHECK:%.*]] = icmp ugt i64 [[N:%.*]], [[TMP1]]
290
- ; CHECK-NEXT: br i1 [[MIN_ITERS_CHECK]], label [[SCALAR_PH :%.*]], label [[VECTOR_PH :%.*]]
288
+ ; CHECK-NEXT: br i1 [[MIN_ITERS_CHECK]], label [[VECTOR_PH :%.*]], label [[SCALAR_PH :%.*]]
291
289
; CHECK: vector.ph:
292
290
; CHECK-NEXT: [[TMP2:%.*]] = call i64 @llvm.vscale.i64()
293
291
; CHECK-NEXT: [[TMP7:%.*]] = shl nuw nsw i64 [[TMP2]], 3
@@ -300,7 +298,7 @@ define void @gather_nxv4i32_ind64_stride2(ptr noalias nocapture %a, ptr noalias
300
298
; CHECK-NEXT: [[TMP4:%.*]] = shl nuw nsw i64 [[TMP3]], 3
301
299
; CHECK-NEXT: br label [[VECTOR_BODY:%.*]]
302
300
; CHECK: vector.body:
303
- ; CHECK-NEXT: [[INDEX:%.*]] = phi i64 [ 0, [[SCALAR_PH ]] ], [ [[INDEX_NEXT:%.*]], [[VECTOR_BODY]] ]
301
+ ; CHECK-NEXT: [[INDEX:%.*]] = phi i64 [ 0, [[VECTOR_PH ]] ], [ [[INDEX_NEXT:%.*]], [[VECTOR_BODY]] ]
304
302
; CHECK-NEXT: [[TMP9:%.*]] = call i64 @llvm.vscale.i64()
305
303
; CHECK-NEXT: [[DOTIDX1:%.*]] = shl i64 [[INDEX]], 3
306
304
; CHECK-NEXT: [[TMP10:%.*]] = getelementptr inbounds i8, ptr [[B:%.*]], i64 [[DOTIDX1]]
@@ -324,12 +322,12 @@ define void @gather_nxv4i32_ind64_stride2(ptr noalias nocapture %a, ptr noalias
324
322
; CHECK-NEXT: [[TMP18:%.*]] = icmp eq i64 [[INDEX_NEXT]], [[N_VEC1]]
325
323
; CHECK-NEXT: br i1 [[TMP18]], label [[MIDDLE_BLOCK:%.*]], label [[VECTOR_BODY]], !llvm.loop [[LOOP11:![0-9]+]]
326
324
; CHECK: middle.block:
327
- ; CHECK-NEXT: br label [[VECTOR_PH ]]
325
+ ; CHECK-NEXT: br label [[SCALAR_PH ]]
328
326
; CHECK: scalar.ph:
329
327
; CHECK-NEXT: [[BC_RESUME_VAL:%.*]] = phi i64 [ [[N_VEC1]], [[MIDDLE_BLOCK]] ], [ 0, [[ENTRY:%.*]] ]
330
328
; CHECK-NEXT: br label [[FOR_BODY:%.*]]
331
329
; CHECK: for.body:
332
- ; CHECK-NEXT: [[INDVARS_IV:%.*]] = phi i64 [ [[INDVARS_IV_NEXT:%.*]], [[FOR_BODY]] ], [ [[BC_RESUME_VAL]], [[VECTOR_PH ]] ]
330
+ ; CHECK-NEXT: [[INDVARS_IV:%.*]] = phi i64 [ [[INDVARS_IV_NEXT:%.*]], [[FOR_BODY]] ], [ [[BC_RESUME_VAL]], [[SCALAR_PH ]] ]
333
331
; CHECK-NEXT: [[ARRAYIDX_IDX:%.*]] = shl i64 [[INDVARS_IV]], 3
334
332
; CHECK-NEXT: [[ARRAYIDX:%.*]] = getelementptr inbounds i8, ptr [[B]], i64 [[ARRAYIDX_IDX]]
335
333
; CHECK-NEXT: [[TMP16:%.*]] = load float, ptr [[ARRAYIDX]], align 4
0 commit comments