We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 2cfcf9b commit aed3118Copy full SHA for aed3118
mlir/lib/Conversion/VectorToSPIRV/VectorToSPIRV.cpp
@@ -607,8 +607,8 @@ struct VectorInterleaveOpConvert final
607
}
608
609
auto seq = llvm::seq<int64_t>(2 * n);
610
- auto indices = llvm::to_vector(
611
- llvm::map_range(seq, [n](int i) { return (i % 2 ? n : 0) + i / 2; }));
+ auto indices = llvm::map_to_vector(
+ seq, [n](int i) { return (i % 2 ? n : 0) + i / 2; });
612
613
// Emit a SPIR-V shuffle.
614
rewriter.replaceOpWithNewOp<spirv::VectorShuffleOp>(
0 commit comments