Skip to content

Commit af8fa36

Browse files
committed
[NFCI][TLI] prepare[US]REMEqFold(): don't add nonsensical 'exact' flag to rotates created
As pointed out by Craig Topper.
1 parent a4e964a commit af8fa36

File tree

1 file changed

+2
-6
lines changed

1 file changed

+2
-6
lines changed

llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp

Lines changed: 2 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -5630,10 +5630,8 @@ TargetLowering::prepareUREMEqFold(EVT SETCCVT, SDValue REMNode,
56305630
// We need ROTR to do this.
56315631
if (!DCI.isBeforeLegalizeOps() && !isOperationLegalOrCustom(ISD::ROTR, VT))
56325632
return SDValue();
5633-
SDNodeFlags Flags;
5634-
Flags.setExact(true);
56355633
// UREM: (rotr (mul N, P), K)
5636-
Op0 = DAG.getNode(ISD::ROTR, DL, VT, Op0, KVal, Flags);
5634+
Op0 = DAG.getNode(ISD::ROTR, DL, VT, Op0, KVal);
56375635
Created.push_back(Op0.getNode());
56385636
}
56395637

@@ -5897,10 +5895,8 @@ TargetLowering::prepareSREMEqFold(EVT SETCCVT, SDValue REMNode,
58975895
// We need ROTR to do this.
58985896
if (!DCI.isBeforeLegalizeOps() && !isOperationLegalOrCustom(ISD::ROTR, VT))
58995897
return SDValue();
5900-
SDNodeFlags Flags;
5901-
Flags.setExact(true);
59025898
// SREM: (rotr (add (mul N, P), A), K)
5903-
Op0 = DAG.getNode(ISD::ROTR, DL, VT, Op0, KVal, Flags);
5899+
Op0 = DAG.getNode(ISD::ROTR, DL, VT, Op0, KVal);
59045900
Created.push_back(Op0.getNode());
59055901
}
59065902

0 commit comments

Comments
 (0)