Skip to content

Commit b571c7a

Browse files
c-rhodesc-rhodes
committed
hor -> horizontal, ver -> vertical
1 parent 009cf93 commit b571c7a

File tree

7 files changed

+118
-118
lines changed

7 files changed

+118
-118
lines changed

‎mlir/include/mlir/Dialect/ArmSME/IR/ArmSME.td

Lines changed: 13 additions & 13 deletions
Original file line numberDiff line numberDiff line change
@@ -90,8 +90,8 @@ def TileElementWidthMatchesTileID : TypesMatchWith<
9090
//===----------------------------------------------------------------------===//
9191

9292
def TileSliceLayout : I32EnumAttr<"TileSliceLayout", "Layout of a tile slice", [
93-
I32EnumAttrCase<"Horizontal", 0, "hor">,
94-
I32EnumAttrCase<"Vertical", 1, "ver">,
93+
I32EnumAttrCase<"Horizontal", 0, "horizontal">,
94+
I32EnumAttrCase<"Vertical", 1, "vertical">,
9595
]> {
9696
let cppNamespace = "::mlir::arm_sme";
9797
let genSpecializedAttr = 0;
@@ -262,9 +262,9 @@ def TileLoadOp : ArmSME_Op<"tile_load"> {
262262
with the shape defined by the 2D scalable vector type of the result tile.
263263
An optional tile slice layout attribute specifies whether the slices of the
264264
tile being loaded are horizontal (default) or vertical. The slice of memory
265-
must be contiguous. The memref must be either rank 1 or rank 2 with
266-
dynamic dimensions, since the operation is scalable, and the element type
267-
must be a scalar that matches the element type of the result.
265+
must be contiguous. The memref must be either rank 1 or rank 2 with dynamic
266+
dimensions, since the operation is scalable, and the element type must be a
267+
scalar that matches the element type of the result.
268268

269269
Example 1: Load an 8-bit element ZA tile with horizontal layout (default) from memory (ZA0.B).
270270
```mlir
@@ -273,12 +273,12 @@ def TileLoadOp : ArmSME_Op<"tile_load"> {
273273

274274
Example 2: Load a FP 32-bit element ZA tile with vertical layout from memory.
275275
```mlir
276-
%tile = arm_sme.tile_load %base[%c0, %c0], <ver> : memref<?x?xf32>, vector<[4]x[4]xf32>
276+
%tile = arm_sme.tile_load %base[%c0, %c0], <vertical> : memref<?x?xf32>, vector<[4]x[4]xf32>
277277
```
278278

279279
Example 3: Load a 128-bit element ZA tile with horizontal layout (default) from memory.
280280
```mlir
281-
%tile = arm_sme.tile_load %base[%c0, %c0], <hor> : memref<?x?xi128>, vector<[1]x[1]xi128>
281+
%tile = arm_sme.tile_load %base[%c0, %c0], <horizontal> : memref<?x?xi128>, vector<[1]x[1]xi128>
282282
```
283283
}];
284284
let arguments = (ins
@@ -321,12 +321,12 @@ def TileStoreOp : ArmSME_Op<"tile_store"> {
321321

322322
Example 2: Store a FP 32-bit element ZA tile with vertical layout to memory.
323323
```mlir
324-
arm_sme.tile_store %tile, %base[%c0, %c0], <ver> : vector<[4]x[4]xf32>, memref<?x?xf32>
324+
arm_sme.tile_store %tile, %base[%c0, %c0], <vertical> : vector<[4]x[4]xf32>, memref<?x?xf32>
325325
```
326326

327327
Example 3: Store a 128-bit element ZA tile with horizontal (default) layout to memory.
328328
```mlir
329-
arm_sme.tile_store %tile, %base[%c0, %c0], <hor> : vector<[1]x[1]xi128>, memref<?x?xi128>
329+
arm_sme.tile_store %tile, %base[%c0, %c0], <horizontal> : vector<[1]x[1]xi128>, memref<?x?xi128>
330330
```
331331
}];
332332
let arguments = (ins SMETile:$valueToStore,
@@ -373,12 +373,12 @@ def LoadTileSliceOp : ArmSME_Op<"load_tile_slice", [
373373

374374
Example 2: Load a vector<[4]xf32> tile slice from memory into tile vertically at given index.
375375
```mlir
376-
%tile_update = arm_sme.load_tile_slice %base[%c0], %tile, %tile_slice_index, <ver> : memref<?x?xf32>, vector<[4]x[4]xf32>
376+
%tile_update = arm_sme.load_tile_slice %base[%c0], %tile, %tile_slice_index, <vertical> : memref<?x?xf32>, vector<[4]x[4]xf32>
377377
```
378378

379379
Example 3: Load a vector<[1]xi128> tile slice from memory into tile vertically at given index.
380380
```mlir
381-
%tile_update = arm_sme.load_tile_slice <ver>, %base[%c0], %tile, %tile_slice_index : memref<?x?xi128>, vector<[1]x[1]xi128>
381+
%tile_update = arm_sme.load_tile_slice <vertical>, %base[%c0], %tile, %tile_slice_index : memref<?x?xi128>, vector<[1]x[1]xi128>
382382
```
383383
}];
384384
let arguments = (ins
@@ -426,12 +426,12 @@ def StoreTileSliceOp : ArmSME_Op<"store_tile_slice"> {
426426

427427
Example 2: Store vector<[4]xf32> vertical tile slice from tile at given index to memory.
428428
```mlir
429-
arm_sme.store_tile_slice %tile, %tile_slice_index, %base[%c0], <ver>: vector<[4]x[4]xf32>, memref<?x?xf32>
429+
arm_sme.store_tile_slice %tile, %tile_slice_index, %base[%c0], <vertical> : vector<[4]x[4]xf32>, memref<?x?xf32>
430430
```
431431

432432
Example 3: Store a vector<[1]xi128> vertical tile slice from tile at given index to memory.
433433
```mlir
434-
arm_sme.store_tile_slice %tile, %tile_slice_index, %base[%c0], <ver>: vector<[1]x[1]xi128>, memref<?x?xi128>
434+
arm_sme.store_tile_slice %tile, %tile_slice_index, %base[%c0], <vertical> : vector<[1]x[1]xi128>, memref<?x?xi128>
435435
```
436436
}];
437437
let arguments = (ins SMETile:$tile, Index:$tile_slice_index,

‎mlir/lib/Conversion/ArmSMEToSCF/ArmSMEToSCF.cpp

Lines changed: 5 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -54,7 +54,7 @@ void getMemrefIndices(ValueRange indices, unsigned rank, Value tileSliceIndex,
5454
///
5555
/// BEFORE:
5656
/// ```mlir
57-
/// %tile = arm_sme.tile_load <hor>, %src[%c0, %c0] :
57+
/// %tile = arm_sme.tile_load %src[%c0, %c0] :
5858
/// memref<?x?xi32>, vector<[4]x[4]xi32>
5959
/// ```
6060
///
@@ -68,7 +68,7 @@ void getMemrefIndices(ValueRange indices, unsigned rank, Value tileSliceIndex,
6868
/// %min_svl_s = arith.constant 4 : index
6969
/// %svl_s = arith.muli %min_svl_s, %vscale : index
7070
/// scf.for %tile_slice_idx = %c0 to %svl_s step %c1 {
71-
/// %tile_update = arm_sme.load_tile_slice <hor>, %src[%tile_slice_idx],
71+
/// %tile_update = arm_sme.load_tile_slice %src[%tile_slice_idx],
7272
/// %tile, %tile_slice_idx : memref<?x?xi32>, vector<[4]x[4]xi32>
7373
/// }
7474
/// ```
@@ -134,7 +134,7 @@ struct TileLoadOpConversion : public OpRewritePattern<arm_sme::TileLoadOp> {
134134
///
135135
/// BEFORE:
136136
/// ```mlir
137-
/// arm_sme.tile_store %tile, <ver>, %dest[%c0, %c0]
137+
/// arm_sme.tile_store %tile, %dest[%c0, %c0], <vertical>
138138
/// : memref<?x?xi32>, vector<[4]x[4]xi32
139139
/// ```
140140
///
@@ -146,8 +146,8 @@ struct TileLoadOpConversion : public OpRewritePattern<arm_sme::TileLoadOp> {
146146
/// %min_svl_s = arith.constant 4 : index
147147
/// %svl_s = arith.muli %min_svl_s, %vscale : index
148148
/// scf.for %tile_slice_idx = %c0 to %svl_s step %c1 {
149-
/// arm_sme.store_tile_slice %tile, %tile_slice_idx, <ver>,
150-
/// %dest[%tile_slice_idx] : memref<?x?xi32>, vector<[4]x[4]xi32>
149+
/// arm_sme.store_tile_slice %tile, %tile_slice_idx, %dest[%tile_slice_idx],
150+
/// <vertical> : memref<?x?xi32>, vector<[4]x[4]xi32>
151151
/// }
152152
/// ```
153153
struct TileStoreOpConversion : public OpRewritePattern<arm_sme::TileStoreOp> {

‎mlir/lib/Conversion/VectorToArmSME/VectorToArmSME.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -65,7 +65,7 @@ namespace {
6565
///
6666
/// is converted to:
6767
///
68-
/// arm_sme.tile_store %vector, <hor>, %source[%c0, %c0]
68+
/// arm_sme.tile_store %vector, %source[%c0, %c0]
6969
/// : memref<?x?xi8>, vector<[16]x[16]xi8>
7070
struct TransferWriteToArmSMELowering
7171
: public OpRewritePattern<vector::TransferWriteOp> {

‎mlir/test/Conversion/ArmSMEToSCF/arm-sme-to-scf.mlir

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -21,10 +21,10 @@ func.func @arm_sme_tile_load_hor(%src : memref<?x?xi32>) {
2121
// -----
2222

2323
// CHECK-LABEL: @arm_sme_tile_load_ver
24-
// CHECK: arm_sme.load_tile_slice {{.*}} <ver>
24+
// CHECK: arm_sme.load_tile_slice {{.*}} <vertical>
2525
func.func @arm_sme_tile_load_ver(%src : memref<?x?xi32>) {
2626
%c0 = arith.constant 0 : index
27-
%tile = arm_sme.tile_load %src[%c0, %c0], <ver> : memref<?x?xi32>, vector<[4]x[4]xi32>
27+
%tile = arm_sme.tile_load %src[%c0, %c0], <vertical> : memref<?x?xi32>, vector<[4]x[4]xi32>
2828
return
2929
}
3030

@@ -50,9 +50,9 @@ func.func @arm_sme_tile_store_hor(%tile : vector<[4]x[4]xi32>, %dest : memref<?x
5050
// -----
5151

5252
// CHECK-LABEL: @arm_sme_tile_store_ver
53-
// CHECK: arm_sme.store_tile_slice {{.*}} <ver>
53+
// CHECK: arm_sme.store_tile_slice {{.*}} <vertical>
5454
func.func @arm_sme_tile_store_ver(%tile : vector<[4]x[4]xi32>, %dest : memref<?x?xi32>) {
5555
%c0 = arith.constant 0 : index
56-
arm_sme.tile_store %tile, %dest[%c0, %c0], <ver> : memref<?x?xi32>, vector<[4]x[4]xi32>
56+
arm_sme.tile_store %tile, %dest[%c0, %c0], <vertical> : memref<?x?xi32>, vector<[4]x[4]xi32>
5757
return
5858
}

‎mlir/test/Dialect/ArmSME/arm-sme-to-llvm.mlir

Lines changed: 18 additions & 18 deletions
Original file line numberDiff line numberDiff line change
@@ -116,7 +116,7 @@ func.func @arm_sme_load_tile_slice_hor_f64(%src : memref<?x?xf64>, %tile : vecto
116116
// CHECK: "arm_sme.intr.ld1b.vert"({{.*}}) : (vector<[16]xi1>, !llvm.ptr, i32, i32) -> ()
117117
func.func @arm_sme_load_tile_slice_ver_i8(%src : memref<?x?xi8>, %tile : vector<[16]x[16]xi8>, %tile_slice_index : index) {
118118
%c0 = arith.constant 0 : index
119-
%tile_update = arm_sme.load_tile_slice %src[%c0], %tile, %tile_slice_index, <ver> : memref<?x?xi8>, vector<[16]x[16]xi8>
119+
%tile_update = arm_sme.load_tile_slice %src[%c0], %tile, %tile_slice_index, <vertical> : memref<?x?xi8>, vector<[16]x[16]xi8>
120120
return
121121
}
122122

@@ -126,7 +126,7 @@ func.func @arm_sme_load_tile_slice_ver_i8(%src : memref<?x?xi8>, %tile : vector<
126126
// CHECK: "arm_sme.intr.ld1h.vert"({{.*}}) : (vector<[8]xi1>, !llvm.ptr, i32, i32) -> ()
127127
func.func @arm_sme_load_tile_slice_ver_i16(%src : memref<?x?xi16>, %tile : vector<[8]x[8]xi16>, %tile_slice_index : index) {
128128
%c0 = arith.constant 0 : index
129-
%tile_update = arm_sme.load_tile_slice %src[%c0], %tile, %tile_slice_index, <ver> : memref<?x?xi16>, vector<[8]x[8]xi16>
129+
%tile_update = arm_sme.load_tile_slice %src[%c0], %tile, %tile_slice_index, <vertical> : memref<?x?xi16>, vector<[8]x[8]xi16>
130130
return
131131
}
132132

@@ -136,7 +136,7 @@ func.func @arm_sme_load_tile_slice_ver_i16(%src : memref<?x?xi16>, %tile : vecto
136136
// CHECK: "arm_sme.intr.ld1w.vert"({{.*}}) : (vector<[4]xi1>, !llvm.ptr, i32, i32) -> ()
137137
func.func @arm_sme_load_tile_slice_ver_i32(%src : memref<?x?xi32>, %tile : vector<[4]x[4]xi32>, %tile_slice_index : index) {
138138
%c0 = arith.constant 0 : index
139-
%tile_update = arm_sme.load_tile_slice %src[%c0], %tile, %tile_slice_index, <ver> : memref<?x?xi32>, vector<[4]x[4]xi32>
139+
%tile_update = arm_sme.load_tile_slice %src[%c0], %tile, %tile_slice_index, <vertical> : memref<?x?xi32>, vector<[4]x[4]xi32>
140140
return
141141
}
142142

@@ -146,7 +146,7 @@ func.func @arm_sme_load_tile_slice_ver_i32(%src : memref<?x?xi32>, %tile : vecto
146146
// CHECK: "arm_sme.intr.ld1d.vert"({{.*}}) : (vector<[2]xi1>, !llvm.ptr, i32, i32) -> ()
147147
func.func @arm_sme_load_tile_slice_ver_i64(%src : memref<?x?xi64>, %tile : vector<[2]x[2]xi64>, %tile_slice_index : index) {
148148
%c0 = arith.constant 0 : index
149-
%tile_update = arm_sme.load_tile_slice %src[%c0], %tile, %tile_slice_index, <ver> : memref<?x?xi64>, vector<[2]x[2]xi64>
149+
%tile_update = arm_sme.load_tile_slice %src[%c0], %tile, %tile_slice_index, <vertical> : memref<?x?xi64>, vector<[2]x[2]xi64>
150150
return
151151
}
152152

@@ -156,7 +156,7 @@ func.func @arm_sme_load_tile_slice_ver_i64(%src : memref<?x?xi64>, %tile : vecto
156156
// CHECK: "arm_sme.intr.ld1q.vert"({{.*}}) : (vector<[1]xi1>, !llvm.ptr, i32, i32) -> ()
157157
func.func @arm_sme_load_tile_slice_ver_i128(%src : memref<?x?xi128>, %tile : vector<[1]x[1]xi128>, %tile_slice_index : index) {
158158
%c0 = arith.constant 0 : index
159-
%tile_update = arm_sme.load_tile_slice %src[%c0], %tile, %tile_slice_index, <ver> : memref<?x?xi128>, vector<[1]x[1]xi128>
159+
%tile_update = arm_sme.load_tile_slice %src[%c0], %tile, %tile_slice_index, <vertical> : memref<?x?xi128>, vector<[1]x[1]xi128>
160160
return
161161
}
162162

@@ -166,7 +166,7 @@ func.func @arm_sme_load_tile_slice_ver_i128(%src : memref<?x?xi128>, %tile : vec
166166
// CHECK: "arm_sme.intr.ld1h.vert"({{.*}}) : (vector<[8]xi1>, !llvm.ptr, i32, i32) -> ()
167167
func.func @arm_sme_load_tile_slice_ver_f16(%src : memref<?x?xf16>, %tile : vector<[8]x[8]xf16>, %tile_slice_index : index) {
168168
%c0 = arith.constant 0 : index
169-
%tile_update = arm_sme.load_tile_slice %src[%c0], %tile, %tile_slice_index, <ver> : memref<?x?xf16>, vector<[8]x[8]xf16>
169+
%tile_update = arm_sme.load_tile_slice %src[%c0], %tile, %tile_slice_index, <vertical> : memref<?x?xf16>, vector<[8]x[8]xf16>
170170
return
171171
}
172172

@@ -176,7 +176,7 @@ func.func @arm_sme_load_tile_slice_ver_f16(%src : memref<?x?xf16>, %tile : vecto
176176
// CHECK: "arm_sme.intr.ld1h.vert"({{.*}}) : (vector<[8]xi1>, !llvm.ptr, i32, i32) -> ()
177177
func.func @arm_sme_load_tile_slice_ver_bf16(%src : memref<?x?xbf16>, %tile : vector<[8]x[8]xbf16>, %tile_slice_index : index) {
178178
%c0 = arith.constant 0 : index
179-
%tile_update = arm_sme.load_tile_slice %src[%c0], %tile, %tile_slice_index, <ver> : memref<?x?xbf16>, vector<[8]x[8]xbf16>
179+
%tile_update = arm_sme.load_tile_slice %src[%c0], %tile, %tile_slice_index, <vertical> : memref<?x?xbf16>, vector<[8]x[8]xbf16>
180180
return
181181
}
182182

@@ -186,7 +186,7 @@ func.func @arm_sme_load_tile_slice_ver_bf16(%src : memref<?x?xbf16>, %tile : vec
186186
// CHECK: "arm_sme.intr.ld1w.vert"({{.*}}) : (vector<[4]xi1>, !llvm.ptr, i32, i32) -> ()
187187
func.func @arm_sme_load_tile_slice_ver_f32(%src : memref<?x?xf32>, %tile : vector<[4]x[4]xf32>, %tile_slice_index : index) {
188188
%c0 = arith.constant 0 : index
189-
%tile_update = arm_sme.load_tile_slice %src[%c0], %tile, %tile_slice_index, <ver> : memref<?x?xf32>, vector<[4]x[4]xf32>
189+
%tile_update = arm_sme.load_tile_slice %src[%c0], %tile, %tile_slice_index, <vertical> : memref<?x?xf32>, vector<[4]x[4]xf32>
190190
return
191191
}
192192

@@ -196,7 +196,7 @@ func.func @arm_sme_load_tile_slice_ver_f32(%src : memref<?x?xf32>, %tile : vecto
196196
// CHECK: "arm_sme.intr.ld1d.vert"({{.*}}) : (vector<[2]xi1>, !llvm.ptr, i32, i32) -> ()
197197
func.func @arm_sme_load_tile_slice_ver_f64(%src : memref<?x?xf64>, %tile : vector<[2]x[2]xf64>, %tile_slice_index : index) {
198198
%c0 = arith.constant 0 : index
199-
%tile_update = arm_sme.load_tile_slice %src[%c0], %tile, %tile_slice_index, <ver> : memref<?x?xf64>, vector<[2]x[2]xf64>
199+
%tile_update = arm_sme.load_tile_slice %src[%c0], %tile, %tile_slice_index, <vertical> : memref<?x?xf64>, vector<[2]x[2]xf64>
200200
return
201201
}
202202

@@ -316,7 +316,7 @@ func.func @arm_sme_store_tile_slice_hor_f64(%tile : vector<[2]x[2]xf64>, %tile_s
316316
// CHECK: "arm_sme.intr.st1b.vert"({{.*}}) : (vector<[16]xi1>, !llvm.ptr, i32, i32) -> ()
317317
func.func @arm_sme_store_tile_slice_ver_i8(%tile : vector<[16]x[16]xi8>, %tile_slice_index : index, %dest : memref<?x?xi8>) -> () {
318318
%c0 = arith.constant 0 : index
319-
arm_sme.store_tile_slice %tile, %tile_slice_index, %dest[%c0], <ver> : memref<?x?xi8>, vector<[16]x[16]xi8>
319+
arm_sme.store_tile_slice %tile, %tile_slice_index, %dest[%c0], <vertical> : memref<?x?xi8>, vector<[16]x[16]xi8>
320320
return
321321
}
322322

@@ -326,7 +326,7 @@ func.func @arm_sme_store_tile_slice_ver_i8(%tile : vector<[16]x[16]xi8>, %tile_s
326326
// CHECK: "arm_sme.intr.st1h.vert"({{.*}}) : (vector<[8]xi1>, !llvm.ptr, i32, i32) -> ()
327327
func.func @arm_sme_store_tile_slice_ver_i16(%tile : vector<[8]x[8]xi16>, %tile_slice_index : index, %dest : memref<?x?xi16>) -> () {
328328
%c0 = arith.constant 0 : index
329-
arm_sme.store_tile_slice %tile, %tile_slice_index, %dest[%c0], <ver> : memref<?x?xi16>, vector<[8]x[8]xi16>
329+
arm_sme.store_tile_slice %tile, %tile_slice_index, %dest[%c0], <vertical> : memref<?x?xi16>, vector<[8]x[8]xi16>
330330
return
331331
}
332332

@@ -336,7 +336,7 @@ func.func @arm_sme_store_tile_slice_ver_i16(%tile : vector<[8]x[8]xi16>, %tile_s
336336
// CHECK: "arm_sme.intr.st1w.vert"({{.*}}) : (vector<[4]xi1>, !llvm.ptr, i32, i32) -> ()
337337
func.func @arm_sme_store_tile_slice_ver_i32(%tile : vector<[4]x[4]xi32>, %tile_slice_index : index, %dest : memref<?x?xi32>) -> () {
338338
%c0 = arith.constant 0 : index
339-
arm_sme.store_tile_slice %tile, %tile_slice_index, %dest[%c0], <ver> : memref<?x?xi32>, vector<[4]x[4]xi32>
339+
arm_sme.store_tile_slice %tile, %tile_slice_index, %dest[%c0], <vertical> : memref<?x?xi32>, vector<[4]x[4]xi32>
340340
return
341341
}
342342

@@ -346,7 +346,7 @@ func.func @arm_sme_store_tile_slice_ver_i32(%tile : vector<[4]x[4]xi32>, %tile_s
346346
// CHECK: "arm_sme.intr.st1d.vert"({{.*}}) : (vector<[2]xi1>, !llvm.ptr, i32, i32) -> ()
347347
func.func @arm_sme_store_tile_slice_ver_i64(%tile : vector<[2]x[2]xi64>, %tile_slice_index : index, %dest : memref<?x?xi64>) -> () {
348348
%c0 = arith.constant 0 : index
349-
arm_sme.store_tile_slice %tile, %tile_slice_index, %dest[%c0], <ver> : memref<?x?xi64>, vector<[2]x[2]xi64>
349+
arm_sme.store_tile_slice %tile, %tile_slice_index, %dest[%c0], <vertical> : memref<?x?xi64>, vector<[2]x[2]xi64>
350350
return
351351
}
352352

@@ -356,7 +356,7 @@ func.func @arm_sme_store_tile_slice_ver_i64(%tile : vector<[2]x[2]xi64>, %tile_s
356356
// CHECK: "arm_sme.intr.st1q.vert"({{.*}}) : (vector<[1]xi1>, !llvm.ptr, i32, i32) -> ()
357357
func.func @arm_sme_store_tile_slice_ver_i128(%tile : vector<[1]x[1]xi128>, %tile_slice_index : index, %dest : memref<?x?xi128>) -> () {
358358
%c0 = arith.constant 0 : index
359-
arm_sme.store_tile_slice %tile, %tile_slice_index, %dest[%c0], <ver> : memref<?x?xi128>, vector<[1]x[1]xi128>
359+
arm_sme.store_tile_slice %tile, %tile_slice_index, %dest[%c0], <vertical> : memref<?x?xi128>, vector<[1]x[1]xi128>
360360
return
361361
}
362362

@@ -366,7 +366,7 @@ func.func @arm_sme_store_tile_slice_ver_i128(%tile : vector<[1]x[1]xi128>, %tile
366366
// CHECK: "arm_sme.intr.st1h.vert"({{.*}}) : (vector<[8]xi1>, !llvm.ptr, i32, i32) -> ()
367367
func.func @arm_sme_store_tile_slice_ver_f16(%tile : vector<[8]x[8]xf16>, %tile_slice_index : index, %dest : memref<?x?xf16>) -> () {
368368
%c0 = arith.constant 0 : index
369-
arm_sme.store_tile_slice %tile, %tile_slice_index, %dest[%c0], <ver> : memref<?x?xf16>, vector<[8]x[8]xf16>
369+
arm_sme.store_tile_slice %tile, %tile_slice_index, %dest[%c0], <vertical> : memref<?x?xf16>, vector<[8]x[8]xf16>
370370
return
371371
}
372372

@@ -376,7 +376,7 @@ func.func @arm_sme_store_tile_slice_ver_f16(%tile : vector<[8]x[8]xf16>, %tile_s
376376
// CHECK: "arm_sme.intr.st1h.vert"({{.*}}) : (vector<[8]xi1>, !llvm.ptr, i32, i32) -> ()
377377
func.func @arm_sme_store_tile_slice_ver_bf16(%tile : vector<[8]x[8]xbf16>, %tile_slice_index : index, %dest : memref<?x?xbf16>) -> () {
378378
%c0 = arith.constant 0 : index
379-
arm_sme.store_tile_slice %tile, %tile_slice_index, %dest[%c0], <ver> : memref<?x?xbf16>, vector<[8]x[8]xbf16>
379+
arm_sme.store_tile_slice %tile, %tile_slice_index, %dest[%c0], <vertical> : memref<?x?xbf16>, vector<[8]x[8]xbf16>
380380
return
381381
}
382382

@@ -386,7 +386,7 @@ func.func @arm_sme_store_tile_slice_ver_bf16(%tile : vector<[8]x[8]xbf16>, %tile
386386
// CHECK: "arm_sme.intr.st1w.vert"({{.*}}) : (vector<[4]xi1>, !llvm.ptr, i32, i32) -> ()
387387
func.func @arm_sme_store_tile_slice_ver_f32(%tile : vector<[4]x[4]xf32>, %tile_slice_index : index, %dest : memref<?x?xf32>) -> () {
388388
%c0 = arith.constant 0 : index
389-
arm_sme.store_tile_slice %tile, %tile_slice_index, %dest[%c0], <ver> : memref<?x?xf32>, vector<[4]x[4]xf32>
389+
arm_sme.store_tile_slice %tile, %tile_slice_index, %dest[%c0], <vertical> : memref<?x?xf32>, vector<[4]x[4]xf32>
390390
return
391391
}
392392

@@ -396,6 +396,6 @@ func.func @arm_sme_store_tile_slice_ver_f32(%tile : vector<[4]x[4]xf32>, %tile_s
396396
// CHECK: "arm_sme.intr.st1d.vert"({{.*}}) : (vector<[2]xi1>, !llvm.ptr, i32, i32) -> ()
397397
func.func @arm_sme_store_tile_slice_ver_f64(%tile : vector<[2]x[2]xf64>, %tile_slice_index : index, %dest : memref<?x?xf64>) -> () {
398398
%c0 = arith.constant 0 : index
399-
arm_sme.store_tile_slice %tile, %tile_slice_index, %dest[%c0], <ver> : memref<?x?xf64>, vector<[2]x[2]xf64>
399+
arm_sme.store_tile_slice %tile, %tile_slice_index, %dest[%c0], <vertical> : memref<?x?xf64>, vector<[2]x[2]xf64>
400400
return
401401
}

0 commit comments

Comments
 (0)