Skip to content

Commit b5cd537

Browse files
committed
Fix comments
1 parent 3ef3e49 commit b5cd537

File tree

2 files changed

+4
-4
lines changed

2 files changed

+4
-4
lines changed

llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1878,6 +1878,7 @@ bool PreRARematStage::canIncreaseOccupancyOrReduceSpill() {
18781878
IncreaseOccupancy = false;
18791879
OptRegions.clear();
18801880
} else if (IncreaseOccupancy) {
1881+
// There is no spilling in the region, try to increase occupancy.
18811882
Excess = ExcessRP(ST, RP, MaxSGPRsIncOcc, MaxVGPRsIncOcc);
18821883
}
18831884
if (Excess)

llvm/test/CodeGen/AMDGPU/machine-scheduler-sink-trivial-remats-attr.mir

Lines changed: 3 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -815,10 +815,9 @@ body: |
815815
S_ENDPGM 0
816816
...
817817
# Min/Max waves/EU is 8. For targets with non-unified RF (gfx908) we are able to
818-
# eliminate both ArchVGPR and AGPR spilling by saving 2 ArchVGPRs (one for
819-
# spilling AGPR to ArchVGPR). In the unified RF case (gfx90a) the ArchVGPR
820-
# allocation granule forces us to remat all eligible ArchVGPRs to eliminate
821-
# spilling.
818+
# eliminate both ArchVGPR and AGPR spilling by saving 2 VGPRs. In the unified RF
819+
# case (gfx90a) the ArchVGPR allocation granule forces us to remat more
820+
# ArchVGPRs to eliminate spilling.
822821
---
823822
name: reduce_arch_and_acc_vgrp_spill
824823
tracksRegLiveness: true

0 commit comments

Comments
 (0)