We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent fddd0e5 commit b62e1a1Copy full SHA for b62e1a1
llvm/test/CodeGen/AArch64/GlobalISel/legalizer-info-validation.mir
@@ -665,7 +665,7 @@
665
# DEBUG-NEXT: G_SPLAT_VECTOR (opcode {{[0-9]+}}): 2 type indices, 0 imm indices
666
# DEBUG-NEXT: .. type index coverage check SKIPPED: no rules defined
667
# DEBUG-NEXT: .. imm index coverage check SKIPPED: no rules defined
668
-# DEBUG-NEXT: G_STEP_VECTOR (opcode 236): 2 type indices, 0 imm indices
+# DEBUG-NEXT: G_STEP_VECTOR (opcode {{[0-9]+}}): 1 type index, 0 imm indices
669
670
671
# DEBUG-NEXT: G_VECTOR_COMPRESS (opcode {{[0-9]+}}): 2 type indices, 0 imm indices
0 commit comments