Skip to content

Commit b6b46ae

Browse files
committed
Python formatting
1 parent 2598427 commit b6b46ae

File tree

2 files changed

+7
-3
lines changed

2 files changed

+7
-3
lines changed

lldb/test/API/linux/aarch64/mte_core_file/TestAArch64LinuxMTEMemoryTagCoreFile.py

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -2,7 +2,6 @@
22
Test that memory tagging features work with Linux core files.
33
"""
44

5-
65
import lldb
76
from lldbsuite.test.decorators import *
87
from lldbsuite.test.lldbtest import *

lldb/test/API/linux/aarch64/non_address_bit_memory_access/TestAArch64LinuxNonAddressBitMemoryAccess.py

Lines changed: 7 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -6,7 +6,6 @@
66
API level it won't if we don't remove them there also.
77
"""
88

9-
109
import lldb
1110
from lldbsuite.test.decorators import *
1211
from lldbsuite.test.lldbtest import *
@@ -199,7 +198,13 @@ def test_non_address_bit_memory_caching(self):
199198
def test_non_address_bit_memory_corefile(self):
200199
self.runCmd("target create --core corefile")
201200

202-
self.expect("thread list", substrs=["stopped", "stop reason = SIGSEGV: address not mapped to object (fault address: 0x0)"])
201+
self.expect(
202+
"thread list",
203+
substrs=[
204+
"stopped",
205+
"stop reason = SIGSEGV: address not mapped to object (fault address: 0x0)",
206+
],
207+
)
203208

204209
# No caching (the program/corefile are the cache) and no writing
205210
# to memory. So just check that tagged/untagged addresses read

0 commit comments

Comments
 (0)