10
10
; CHECK-LABEL : foo:
11
11
; CHECK : # %bb.0:
12
12
; CHECK-NEXT : addi sp, sp, -2048
13
- ; CHECK-NEXT : addi sp, sp, -16
14
- ; CHECK-NEXT : .cfi_def_cfa_offset 2064
13
+ ; CHECK-NEXT : addi sp, sp, -32
14
+ ; CHECK-NEXT : .cfi_def_cfa_offset 2080
15
15
; CHECK-NEXT : lui t0, 1
16
16
; CHECK-NEXT : add t0, sp, t0
17
- ; CHECK-NEXT : sw a0, -2040 (t0) # 4-byte Folded Spill
18
- ; CHECK-NEXT : sw a1, -2036 (t0) # 4-byte Folded Spill
17
+ ; CHECK-NEXT : sw a0, -2024 (t0) # 4-byte Folded Spill
18
+ ; CHECK-NEXT : sw a1, -2020 (t0) # 4-byte Folded Spill
19
19
; CHECK-NEXT : lui a0, 1
20
20
; CHECK-NEXT : add a0, sp, a0
21
- ; CHECK-NEXT : sw a2, -2048(a0) # 4-byte Folded Spill
22
- ; CHECK-NEXT : sw a3, -2044(a0) # 4-byte Folded Spill
23
- ; CHECK-NEXT : sw a4, 2040(sp) # 4-byte Folded Spill
24
- ; CHECK-NEXT : sw a5, 2044(sp) # 4-byte Folded Spill
25
- ; CHECK-NEXT : sw a6, 2032(sp) # 4-byte Folded Spill
26
- ; CHECK-NEXT : sw a7, 2036(sp) # 4-byte Folded Spill
21
+ ; CHECK-NEXT : sw a2, -2032(a0) # 4-byte Folded Spill
22
+ ; CHECK-NEXT : sw a3, -2028(a0) # 4-byte Folded Spill
27
23
; CHECK-NEXT : lui a0, 1
28
24
; CHECK-NEXT : add a0, sp, a0
29
- ; CHECK-NEXT : lw a1, -2036(a0) # 4-byte Folded Reload
30
- ; CHECK-NEXT : lw a0, -2040(a0) # 4-byte Folded Reload
25
+ ; CHECK-NEXT : sw a4, -2040(a0) # 4-byte Folded Spill
26
+ ; CHECK-NEXT : sw a5, -2036(a0) # 4-byte Folded Spill
27
+ ; CHECK-NEXT : addi a0, sp, 2044
28
+ ; CHECK-NEXT : sw a6, 0(a0) # 4-byte Folded Spill
29
+ ; CHECK-NEXT : sw a7, 4(a0) # 4-byte Folded Spill
31
30
; CHECK-NEXT : lui a0, 1
32
31
; CHECK-NEXT : add a0, sp, a0
33
- ; CHECK-NEXT : lw a2, -2048(a0) # 4-byte Folded Reload
34
- ; CHECK-NEXT : lw a3, -2044(a0) # 4-byte Folded Reload
35
- ; CHECK-NEXT : lw a4, 2040(sp) # 4-byte Folded Reload
36
- ; CHECK-NEXT : lw a5, 2044(sp) # 4-byte Folded Reload
37
- ; CHECK-NEXT : lw a6, 2032(sp) # 4-byte Folded Reload
38
- ; CHECK-NEXT : lw a7, 2036(sp) # 4-byte Folded Reload
32
+ ; CHECK-NEXT : lw a1, -2020(a0) # 4-byte Folded Reload
33
+ ; CHECK-NEXT : lw a0, -2024(a0) # 4-byte Folded Reload
34
+ ; CHECK-NEXT : lui a0, 1
35
+ ; CHECK-NEXT : add a0, sp, a0
36
+ ; CHECK-NEXT : lw a2, -2032(a0) # 4-byte Folded Reload
37
+ ; CHECK-NEXT : lw a3, -2028(a0) # 4-byte Folded Reload
38
+ ; CHECK-NEXT : lui a0, 1
39
+ ; CHECK-NEXT : add a0, sp, a0
40
+ ; CHECK-NEXT : lw a4, -2040(a0) # 4-byte Folded Reload
41
+ ; CHECK-NEXT : lw a5, -2036(a0) # 4-byte Folded Reload
42
+ ; CHECK-NEXT : addi a0, sp, 2044
43
+ ; CHECK-NEXT : lw a6, 0(a0) # 4-byte Folded Reload
44
+ ; CHECK-NEXT : lw a7, 4(a0) # 4-byte Folded Reload
39
45
; CHECK-NEXT : addi sp, sp, 2032
40
- ; CHECK-NEXT : addi sp, sp, 32
46
+ ; CHECK-NEXT : addi sp, sp, 48
41
47
; CHECK-NEXT : .cfi_def_cfa_offset 0
42
48
; CHECK-NEXT : ret
43
49
ret void
53
59
- { id: 0, type: spill-slot, size: 8, alignment: 4 }
54
60
- { id: 1, type: spill-slot, size: 8, alignment: 4 }
55
61
- { id: 2, type: spill-slot, size: 8, alignment: 4 }
56
- - { id: 3, type: spill-slot, size: 8, alignment: 4 }
57
- - { id: 4, type: spill-slot, size: 2024, alignment: 4 }
62
+ - { id: 3, type: spill-slot, size: 4, alignment: 4 }
63
+ - { id: 4, type: spill-slot, size: 8, alignment: 4 }
64
+ - { id: 5, type: spill-slot, size: 2028, alignment: 4 }
58
65
machineFunctionInfo :
59
66
varArgsFrameIndex : 0
60
67
varArgsSaveSize : 0
@@ -65,11 +72,11 @@ body: |
65
72
PseudoRV32ZdinxSD killed renamable $x10_x11, %stack.0, 0 :: (store (s64) into %stack.0, align 4)
66
73
PseudoRV32ZdinxSD killed renamable $x12_x13, %stack.1, 0 :: (store (s64) into %stack.1, align 4)
67
74
PseudoRV32ZdinxSD killed renamable $x14_x15, %stack.2, 0 :: (store (s64) into %stack.2, align 4)
68
- PseudoRV32ZdinxSD killed renamable $x16_x17, %stack.3 , 0 :: (store (s64) into %stack.3 , align 4)
75
+ PseudoRV32ZdinxSD killed renamable $x16_x17, %stack.4 , 0 :: (store (s64) into %stack.4 , align 4)
69
76
renamable $x10_x11 = PseudoRV32ZdinxLD %stack.0, 0 :: (load (s64) from %stack.0, align 4)
70
77
renamable $x12_x13 = PseudoRV32ZdinxLD %stack.1, 0 :: (load (s64) from %stack.1, align 4)
71
78
renamable $x14_x15 = PseudoRV32ZdinxLD %stack.2, 0 :: (load (s64) from %stack.2, align 4)
72
- renamable $x16_x17 = PseudoRV32ZdinxLD %stack.3 , 0 :: (load (s64) from %stack.3 , align 4)
79
+ renamable $x16_x17 = PseudoRV32ZdinxLD %stack.4 , 0 :: (load (s64) from %stack.4 , align 4)
73
80
PseudoRET
74
81
75
82
...
0 commit comments