Skip to content

Commit b7a0c0e

Browse files
committed
Remove dead (fneg (select)) pattern. XorCombine modifications are sufficient for the fneg-modifier-casting.ll regression except gfx1100
1 parent 29e949b commit b7a0c0e

File tree

1 file changed

+0
-4
lines changed

1 file changed

+0
-4
lines changed

llvm/lib/Target/AMDGPU/SIInstructions.td

Lines changed: 0 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -2379,10 +2379,6 @@ def : AMDGPUPat <
23792379
let True16Predicate = NotHasTrue16BitInsts in {
23802380
def : ROTRPattern <V_ALIGNBIT_B32_e64>;
23812381

2382-
// Prevents regression in fneg-modifier-casting.ll along with modifications to XorCombine() when v2i32 or is legal.
2383-
def : AMDGPUPat <
2384-
(fneg (select i1:$src0, (f32 (bitconvert i32:$src1)), (f32 (bitconvert i32:$src2)))),
2385-
(V_CNDMASK_B32_e64 (i32 1), $src2, (i32 1), $src1, $src0)>;
23862382

23872383
def : GCNPat<(i32 (trunc (srl i64:$src0, (and i32:$src1, (i32 31))))),
23882384
(V_ALIGNBIT_B32_e64 (i32 (EXTRACT_SUBREG (i64 $src0), sub1)),

0 commit comments

Comments
 (0)