We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent ca33796 commit b95bd64Copy full SHA for b95bd64
llvm/lib/Target/RISCV/RISCVISelLowering.cpp
@@ -21755,7 +21755,7 @@ bool RISCVTargetLowering::fallBackToDAGISel(const Instruction &Inst) const {
21755
Op == Instruction::And || Op == Instruction::Or ||
21756
Op == Instruction::Xor || Op == Instruction::InsertElement ||
21757
Op == Instruction::ShuffleVector || Op == Instruction::Load ||
21758
- Op == Instruction::Freeze)
+ Op == Instruction::Freeze || Op == Instruction::Store)
21759
return false;
21760
21761
if (Inst.getType()->isScalableTy())
0 commit comments