Skip to content

Commit bbe6c81

Browse files
committed
[RISCV] Add missing REQUIRES asserts to test (NFC)
1 parent 2176af7 commit bbe6c81

File tree

1 file changed

+1
-0
lines changed

1 file changed

+1
-0
lines changed

llvm/test/CodeGen/RISCV/sifive7-enable-intervals.mir

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,7 @@
11
# RUN: llc -mtriple=riscv64 -mcpu=sifive-x280 -run-pass=machine-scheduler \
22
# RUN: -debug-only=machine-scheduler -misched-dump-schedule-trace \
33
# RUN: -misched-topdown -o - %s 2>&1 | FileCheck %s
4+
# REQUIRES: asserts
45

56
# The purpose of this test is to show that the VADD instructions are issued so
67
# that the SiFive7VA is saturated.

0 commit comments

Comments
 (0)