Skip to content

Commit bcee14b

Browse files
committed
Address coding guideline comment
1 parent c5f20d3 commit bcee14b

File tree

1 file changed

+6
-6
lines changed

1 file changed

+6
-6
lines changed

llvm/lib/Target/PowerPC/PPCISelLowering.cpp

Lines changed: 6 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -15642,13 +15642,13 @@ static void fixupShuffleMaskForPermutedSToV(
1564215642
SmallVectorImpl<int> &ShuffV, int LHSFirstElt, int LHSLastElt,
1564315643
int RHSFirstElt, int RHSLastElt, int HalfVec, unsigned LHSNumValidElts,
1564415644
unsigned RHSNumValidElts, const PPCSubtarget &Subtarget) {
15645-
for (int i = 0, e = ShuffV.size(); i < e; i++) {
15646-
int Idx = ShuffV[i];
15645+
for (int I = 0, E = ShuffV.size(); I < E; ++I) {
15646+
int Idx = ShuffV[I];
1564715647
if (Idx >= LHSFirstElt && Idx <= LHSLastElt)
15648-
ShuffV[i] +=
15648+
ShuffV[I] +=
1564915649
Subtarget.isLittleEndian() ? HalfVec : HalfVec - LHSNumValidElts;
1565015650
if (Idx >= RHSFirstElt && Idx <= RHSLastElt)
15651-
ShuffV[i] +=
15651+
ShuffV[I] +=
1565215652
Subtarget.isLittleEndian() ? HalfVec : HalfVec - RHSNumValidElts;
1565315653
}
1565415654
}
@@ -15691,8 +15691,8 @@ static SDValue getSToVPermuted(SDValue OrigSToV, SelectionDAG &DAG,
1569115691
static bool isShuffleMaskInRange(const SmallVectorImpl<int> &ShuffV,
1569215692
int HalfVec, int LHSLastElementDefined,
1569315693
int RHSLastElementDefined) {
15694-
for (int i : seq<int>(0, ShuffV.size())) {
15695-
int Index = ShuffV[i];
15694+
for (int I : seq<int>(0, ShuffV.size())) {
15695+
int Index = ShuffV[I];
1569615696
if (Index < 0) // Skip explicitly undefined mask indices.
1569715697
continue;
1569815698
// Handle first input vector of the vector_shuffle.

0 commit comments

Comments
 (0)