Skip to content

Commit bd14f7c

Browse files
committed
fixup! update tests after rebase
1 parent 6a98a7e commit bd14f7c

File tree

2 files changed

+2
-2
lines changed

2 files changed

+2
-2
lines changed

llvm/test/Transforms/InstCombine/pr72433.ll

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -9,7 +9,7 @@ define i32 @widget(i32 %arg, i32 %arg1) {
99
; CHECK-NEXT: [[TMP0:%.*]] = zext i1 [[ICMP]] to i32
1010
; CHECK-NEXT: [[MUL:%.*]] = shl nuw nsw i32 20, [[TMP0]]
1111
; CHECK-NEXT: [[XOR:%.*]] = zext i1 [[ICMP]] to i32
12-
; CHECK-NEXT: [[ADD9:%.*]] = or i32 [[MUL]], [[XOR]]
12+
; CHECK-NEXT: [[ADD9:%.*]] = or disjoint i32 [[MUL]], [[XOR]]
1313
; CHECK-NEXT: [[TMP1:%.*]] = zext i1 [[ICMP]] to i32
1414
; CHECK-NEXT: [[MUL2:%.*]] = shl nuw nsw i32 [[ADD9]], [[TMP1]]
1515
; CHECK-NEXT: ret i32 [[MUL2]]

llvm/test/Transforms/LoopVectorize/uniform-args-call-variants.ll

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -77,7 +77,7 @@ define void @test_uniform_not_invariant(ptr noalias %dst, ptr readonly %src, i64
7777
; CHECK-NEXT: br label [[VECTOR_BODY:%.*]]
7878
; CHECK: vector.body:
7979
; CHECK-NEXT: [[INDEX:%.*]] = phi i64 [ 0, [[VECTOR_PH]] ], [ [[INDEX_NEXT:%.*]], [[VECTOR_BODY]] ]
80-
; CHECK-NEXT: [[TMP0:%.*]] = or i64 [[INDEX]], 1
80+
; CHECK-NEXT: [[TMP0:%.*]] = or disjoint i64 [[INDEX]], 1
8181
; CHECK-NEXT: [[TMP1:%.*]] = getelementptr double, ptr [[SRC]], i64 [[INDEX]]
8282
; CHECK-NEXT: [[WIDE_LOAD:%.*]] = load <2 x double>, ptr [[TMP1]], align 8
8383
; CHECK-NEXT: [[TMP2:%.*]] = extractelement <2 x double> [[WIDE_LOAD]], i64 0

0 commit comments

Comments
 (0)