We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent dfec9e3 commit bf69e06Copy full SHA for bf69e06
llvm/lib/Target/RISCV/RISCVInstrInfo.cpp
@@ -390,7 +390,7 @@ void RISCVInstrInfo::copyPhysRegVector(
390
auto FindRegWithEncoding = [TRI](const TargetRegisterClass &RegClass,
391
uint16_t Encoding) {
392
MCRegister Reg = RISCV::V0 + Encoding;
393
- if (&RegClass == &RISCV::VRRegClass)
+ if (RegClass.hasSuperClassEq(&RISCV::VRRegClass))
394
return Reg;
395
return TRI->getMatchingSuperReg(Reg, RISCV::sub_vrm1_0, &RegClass);
396
};
0 commit comments