Skip to content

Commit bfcf7a0

Browse files
authored
[AMDGPU] Remove hasAtomicFaddRtnForTy as it is not used anywhere (#82841)
1 parent de3b2c2 commit bfcf7a0

File tree

4 files changed

+0
-24
lines changed

4 files changed

+0
-24
lines changed

llvm/lib/Target/AMDGPU/AMDGPUGlobalISelUtils.cpp

Lines changed: 0 additions & 9 deletions
Original file line numberDiff line numberDiff line change
@@ -69,12 +69,3 @@ AMDGPU::getBaseWithConstantOffset(MachineRegisterInfo &MRI, Register Reg,
6969

7070
return std::pair(Reg, 0);
7171
}
72-
73-
bool AMDGPU::hasAtomicFaddRtnForTy(const GCNSubtarget &Subtarget,
74-
const LLT &Ty) {
75-
if (Ty == LLT::scalar(32))
76-
return Subtarget.hasAtomicFaddRtnInsts();
77-
if (Ty == LLT::fixed_vector(2, 16) || Ty == LLT::scalar(64))
78-
return Subtarget.hasGFX90AInsts();
79-
return false;
80-
}

llvm/lib/Target/AMDGPU/AMDGPUGlobalISelUtils.h

Lines changed: 0 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -26,8 +26,6 @@ std::pair<Register, unsigned>
2626
getBaseWithConstantOffset(MachineRegisterInfo &MRI, Register Reg,
2727
GISelKnownBits *KnownBits = nullptr,
2828
bool CheckNUW = false);
29-
30-
bool hasAtomicFaddRtnForTy(const GCNSubtarget &Subtarget, const LLT &Ty);
3129
}
3230
}
3331

llvm/lib/Target/AMDGPU/SIISelLowering.cpp

Lines changed: 0 additions & 12 deletions
Original file line numberDiff line numberDiff line change
@@ -5310,18 +5310,6 @@ MachineBasicBlock *SITargetLowering::EmitInstrWithCustomInserter(
53105310
}
53115311
}
53125312

5313-
bool SITargetLowering::hasAtomicFaddRtnForTy(SDValue &Op) const {
5314-
switch (Op.getValue(0).getSimpleValueType().SimpleTy) {
5315-
case MVT::f32:
5316-
return Subtarget->hasAtomicFaddRtnInsts();
5317-
case MVT::v2f16:
5318-
case MVT::f64:
5319-
return Subtarget->hasGFX90AInsts();
5320-
default:
5321-
return false;
5322-
}
5323-
}
5324-
53255313
bool SITargetLowering::enableAggressiveFMAFusion(EVT VT) const {
53265314
// This currently forces unfolding various combinations of fsub into fma with
53275315
// free fneg'd operands. As long as we have fast FMA (controlled by

llvm/lib/Target/AMDGPU/SIISelLowering.h

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -436,7 +436,6 @@ class SITargetLowering final : public AMDGPUTargetLowering {
436436
EmitInstrWithCustomInserter(MachineInstr &MI,
437437
MachineBasicBlock *BB) const override;
438438

439-
bool hasAtomicFaddRtnForTy(SDValue &Op) const;
440439
bool enableAggressiveFMAFusion(EVT VT) const override;
441440
bool enableAggressiveFMAFusion(LLT Ty) const override;
442441
EVT getSetCCResultType(const DataLayout &DL, LLVMContext &Context,

0 commit comments

Comments
 (0)