Skip to content

Commit c0ebcaa

Browse files
fixup! change extend to assert
1 parent d4e1864 commit c0ebcaa

File tree

1 file changed

+4
-3
lines changed

1 file changed

+4
-3
lines changed

llvm/lib/Target/RISCV/GISel/RISCVInstructionSelector.cpp

Lines changed: 4 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -825,9 +825,10 @@ bool RISCVInstructionSelector::earlySelect(MachineInstr &MI) {
825825
Register Scalar = MI.getOperand(1).getReg();
826826
bool IsGPRSplat = isRegInGprb(Scalar);
827827
const LLT sXLen = LLT::scalar(STI.getXLen());
828-
if (IsGPRSplat && TypeSize::isKnownLT(MRI->getType(Scalar).getSizeInBits(),
829-
sXLen.getSizeInBits()))
830-
Scalar = MIB.buildAnyExt(sXLen, Scalar).getReg(0);
828+
assert((!IsGPRSplat ||
829+
TypeSize::isKnownGE(MRI->getType(Scalar).getSizeInBits(),
830+
sXLen.getSizeInBits())) &&
831+
"Unexpected Scalar register Type or Size");
831832

832833
// We create a IMPLICIT_DEF and a G_CONSTANT when we encounter a
833834
// G_SPLAT_VECTOR. We cannot select the G_CONSTANT until after the MI is

0 commit comments

Comments
 (0)