We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent bb3c18b commit c13e333Copy full SHA for c13e333
llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
@@ -27100,9 +27100,6 @@ AArch64TargetLowering::shouldExpandAtomicLoadInIR(LoadInst *LI) const {
27100
// However, with the LSE instructions (or outline-atomics mode, which provides
27101
// library routines in place of the LSE-instructions), we can directly emit many
27102
// operations instead.
27103
-//
27104
-// Floating-point operations are always emitted to a cmpxchg loop, because they
27105
-// may trigger a trap which aborts an LLSC sequence.
27106
TargetLowering::AtomicExpansionKind
27107
AArch64TargetLowering::shouldExpandAtomicRMWInIR(AtomicRMWInst *AI) const {
27108
unsigned Size = AI->getType()->getPrimitiveSizeInBits();
0 commit comments