@@ -559,10 +559,10 @@ class LoongArchOperand : public MCParsedAsmOperand {
559
559
return Op;
560
560
}
561
561
562
- static std::unique_ptr<LoongArchOperand> createReg (unsigned RegNo , SMLoc S,
562
+ static std::unique_ptr<LoongArchOperand> createReg (MCRegister Reg , SMLoc S,
563
563
SMLoc E) {
564
564
auto Op = std::make_unique<LoongArchOperand>(KindTy::Register);
565
- Op->Reg .RegNum = RegNo ;
565
+ Op->Reg .RegNum = Reg ;
566
566
Op->StartLoc = S;
567
567
Op->EndLoc = E;
568
568
return Op;
@@ -1424,9 +1424,9 @@ unsigned LoongArchAsmParser::checkTargetMatchPredicate(MCInst &Inst) {
1424
1424
switch (Opc) {
1425
1425
default :
1426
1426
if (Opc >= LoongArch::AMADD_D && Opc <= LoongArch::AMXOR_W) {
1427
- unsigned Rd = Inst.getOperand (0 ).getReg ();
1428
- unsigned Rk = Inst.getOperand (1 ).getReg ();
1429
- unsigned Rj = Inst.getOperand (2 ).getReg ();
1427
+ MCRegister Rd = Inst.getOperand (0 ).getReg ();
1428
+ MCRegister Rk = Inst.getOperand (1 ).getReg ();
1429
+ MCRegister Rj = Inst.getOperand (2 ).getReg ();
1430
1430
if ((Rd == Rk || Rd == Rj) && Rd != LoongArch::R0)
1431
1431
return Match_RequiresAMORdDifferRkRj;
1432
1432
}
@@ -1435,7 +1435,7 @@ unsigned LoongArchAsmParser::checkTargetMatchPredicate(MCInst &Inst) {
1435
1435
case LoongArch::PseudoLA_TLS_DESC_ABS_LARGE:
1436
1436
case LoongArch::PseudoLA_TLS_DESC_PC:
1437
1437
case LoongArch::PseudoLA_TLS_DESC_PC_LARGE: {
1438
- unsigned Rd = Inst.getOperand (0 ).getReg ();
1438
+ MCRegister Rd = Inst.getOperand (0 ).getReg ();
1439
1439
if (Rd != LoongArch::R4)
1440
1440
return Match_RequiresLAORdR4;
1441
1441
break ;
@@ -1445,15 +1445,15 @@ unsigned LoongArchAsmParser::checkTargetMatchPredicate(MCInst &Inst) {
1445
1445
case LoongArch::PseudoLA_TLS_IE_LARGE:
1446
1446
case LoongArch::PseudoLA_TLS_LD_LARGE:
1447
1447
case LoongArch::PseudoLA_TLS_GD_LARGE: {
1448
- unsigned Rd = Inst.getOperand (0 ).getReg ();
1449
- unsigned Rj = Inst.getOperand (1 ).getReg ();
1448
+ MCRegister Rd = Inst.getOperand (0 ).getReg ();
1449
+ MCRegister Rj = Inst.getOperand (1 ).getReg ();
1450
1450
if (Rd == Rj)
1451
1451
return Match_RequiresLAORdDifferRj;
1452
1452
break ;
1453
1453
}
1454
1454
case LoongArch::CSRXCHG:
1455
1455
case LoongArch::GCSRXCHG: {
1456
- unsigned Rj = Inst.getOperand (2 ).getReg ();
1456
+ MCRegister Rj = Inst.getOperand (2 ).getReg ();
1457
1457
if (Rj == LoongArch::R0 || Rj == LoongArch::R1)
1458
1458
return Match_RequiresOpnd2NotR0R1;
1459
1459
return Match_Success;
0 commit comments