Skip to content

Commit c520937

Browse files
committed
Added radians selection for spirv
1 parent 4980f21 commit c520937

File tree

3 files changed

+71
-0
lines changed

3 files changed

+71
-0
lines changed

llvm/include/llvm/IR/IntrinsicsSPIRV.td

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -83,4 +83,5 @@ let TargetPrefix = "spv" in {
8383
[IntrNoMem, Commutative] >;
8484
def int_spv_wave_is_first_lane : DefaultAttrsIntrinsic<[llvm_i1_ty], [], [IntrConvergent]>;
8585
def int_spv_sign : DefaultAttrsIntrinsic<[LLVMScalarOrSameVectorWidth<0, llvm_i32_ty>], [llvm_any_ty]>;
86+
def int_spv_radians : DefaultAttrsIntrinsic<[LLVMMatchType<0>], [llvm_anyfloat_ty]>;
8687
}

llvm/lib/Target/SPIRV/SPIRVInstructionSelector.cpp

Lines changed: 22 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -247,6 +247,9 @@ class SPIRVInstructionSelector : public InstructionSelector {
247247
bool selectStep(Register ResVReg, const SPIRVType *ResType,
248248
MachineInstr &I) const;
249249

250+
bool selectRadians(Register ResVReg, const SPIRVType *ResType,
251+
MachineInstr &I) const;
252+
250253
bool selectUnmergeValues(MachineInstr &I) const;
251254

252255
Register buildI32Constant(uint32_t Val, MachineInstr &I,
@@ -1783,6 +1786,23 @@ bool SPIRVInstructionSelector::selectStep(Register ResVReg,
17831786
.constrainAllUses(TII, TRI, RBI);
17841787
}
17851788

1789+
bool SPIRVInstructionSelector::selectRadians(Register ResVReg,
1790+
const SPIRVType *ResType,
1791+
MachineInstr &I) const {
1792+
1793+
assert(I.getNumOperands() == 3);
1794+
assert(I.getOperand(2).isReg());
1795+
MachineBasicBlock &BB = *I.getParent();
1796+
1797+
return BuildMI(BB, I, I.getDebugLoc(), TII.get(SPIRV::OpExtInst))
1798+
.addDef(ResVReg)
1799+
.addUse(GR.getSPIRVTypeID(ResType))
1800+
.addImm(static_cast<uint32_t>(SPIRV::InstructionSet::GLSL_std_450))
1801+
.addImm(GL::Radians)
1802+
.addUse(I.getOperand(2).getReg())
1803+
.constrainAllUses(TII, TRI, RBI);
1804+
}
1805+
17861806
bool SPIRVInstructionSelector::selectBitreverse(Register ResVReg,
17871807
const SPIRVType *ResType,
17881808
MachineInstr &I) const {
@@ -2556,6 +2576,8 @@ bool SPIRVInstructionSelector::selectIntrinsic(Register ResVReg,
25562576
}
25572577
case Intrinsic::spv_step:
25582578
return selectStep(ResVReg, ResType, I);
2579+
case Intrinsic::spv_radians:
2580+
return selectRadians(ResVReg, ResType, I);
25592581
case Intrinsic::spv_value_md:
25602582
// ignore the intrinsic
25612583
break;
Lines changed: 48 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,48 @@
1+
; RUN: llc -verify-machineinstrs -O0 -mtriple=spirv-unknown-unknown %s -o - | FileCheck %s
2+
; RUN: %if spirv-tools %{ llc -O0 -mtriple=spirv-unknown-unknown %s -o - -filetype=obj | spirv-val %}
3+
4+
; CHECK-DAG: %[[#op_ext_glsl:]] = OpExtInstImport "GLSL.std.450"
5+
6+
; CHECK-DAG: %[[#float_32:]] = OpTypeFloat 32
7+
; CHECK-DAG: %[[#float_16:]] = OpTypeFloat 16
8+
9+
; CHECK-DAG: %[[#vec4_float_32:]] = OpTypeVector %[[#float_32]] 4
10+
; CHECK-DAG: %[[#vec4_float_16:]] = OpTypeVector %[[#float_16]] 4
11+
12+
declare half @llvm.spv.radians.f16(half)
13+
declare float @llvm.spv.radians.f32(float)
14+
15+
declare <4 x float> @llvm.spv.radians.v4f32(<4 x float>)
16+
declare <4 x half> @llvm.spv.radians.v4f16(<4 x half>)
17+
18+
define noundef float @radians_float(float noundef %a) {
19+
entry:
20+
; CHECK: %[[#float_32_arg:]] = OpFunctionParameter %[[#float_32]]
21+
; CHECK: %[[#]] = OpExtInst %[[#float_32]] %[[#op_ext_glsl]] Radians %[[#float_32_arg]]
22+
%elt.radians = call float @llvm.spv.radians.f32(float %a)
23+
ret float %elt.radians
24+
}
25+
26+
define noundef half @radians_half(half noundef %a) {
27+
entry:
28+
; CHECK: %[[#float_16_arg:]] = OpFunctionParameter %[[#float_16]]
29+
; CHECK: %[[#]] = OpExtInst %[[#float_16]] %[[#op_ext_glsl]] Radians %[[#float_16_arg]]
30+
%elt.radians = call half @llvm.spv.radians.f16(half %a)
31+
ret half %elt.radians
32+
}
33+
34+
define noundef <4 x float> @radians_float_vector(<4 x float> noundef %a) {
35+
entry:
36+
; CHECK: %[[#vec4_float_32_arg:]] = OpFunctionParameter %[[#vec4_float_32]]
37+
; CHECK: %[[#]] = OpExtInst %[[#vec4_float_32]] %[[#op_ext_glsl]] Radians %[[#vec4_float_32_arg]]
38+
%elt.radians = call <4 x float> @llvm.spv.radians.v4f32(<4 x float> %a)
39+
ret <4 x float> %elt.radians
40+
}
41+
42+
define noundef <4 x half> @radians_half_vector(<4 x half> noundef %a) {
43+
entry:
44+
; CHECK: %[[#vec4_float_16_arg:]] = OpFunctionParameter %[[#vec4_float_16]]
45+
; CHECK: %[[#]] = OpExtInst %[[#vec4_float_16]] %[[#op_ext_glsl]] Radians %[[#vec4_float_16_arg]]
46+
%elt.radians = call <4 x half> @llvm.spv.radians.v4f16(<4 x half> %a)
47+
ret <4 x half> %elt.radians
48+
}

0 commit comments

Comments
 (0)