Skip to content

Commit c627d06

Browse files
Update additional tests after rebase
1 parent 22eeae8 commit c627d06

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

mlir/test/Dialect/Affine/loop-fusion-4.mlir

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -242,7 +242,7 @@ module {
242242
^bb0(%arg1: index, %arg2: index, %arg3: index, %arg4: index):
243243
tensor.yield %cst_f32 : f32
244244
} : tensor<1x32x32x8xf32> to tensor<1x40x8229x8xf32>
245-
%1 = bufferization.to_memref %padded : memref<1x40x8229x8xf32>
245+
%1 = bufferization.to_memref %padded : tensor<1x40x8229x8xf32> -> memref<1x40x8229x8xf32>
246246
%alloc_0 = memref.alloc() {alignment = 64 : i64} : memref<1x32x32x8xf32>
247247
affine.for %arg1 = 0 to 1 {
248248
affine.for %arg2 = 0 to 32 {
@@ -280,7 +280,7 @@ module {
280280
// SPIRV-NOT: affine.for %{{.*}}
281281

282282
// SPIRV: ReturnValue
283-
%2 = bufferization.to_tensor %alloc_1 : memref<1x32x32x8xf32>
283+
%2 = bufferization.to_tensor %alloc_1 : memref<1x32x32x8xf32> -> tensor<1x32x32x8xf32>
284284
%3 = builtin.unrealized_conversion_cast %2 : tensor<1x32x32x8xf32> to !spirv.array<8192 x f32>
285285
spirv.ReturnValue %3 : !spirv.array<8192 x f32>
286286
}

0 commit comments

Comments
 (0)