Skip to content

Commit c8a6a5d

Browse files
committed
fixup: remove braces
1 parent 0867789 commit c8a6a5d

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

llvm/lib/Target/AArch64/AArch64InstrInfo.cpp

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -4821,9 +4821,9 @@ void AArch64InstrInfo::storeRegToStackSlot(MachineBasicBlock &MBB,
48214821
} else if (AArch64::PNRRegClass.hasSubClassEq(RC)) {
48224822
assert((Subtarget.hasSVE2p1() || Subtarget.hasSME2()) &&
48234823
"Unexpected register store without SVE2p1 or SME2");
4824-
if (SrcReg.isVirtual()) {
4824+
if (SrcReg.isVirtual())
48254825
MF.getRegInfo().constrainRegClass(SrcReg, &AArch64::PPRRegClass);
4826-
} else
4826+
else
48274827
SrcReg = (SrcReg - AArch64::PN0) + AArch64::P0;
48284828
Opc = AArch64::STR_PXI;
48294829
StackID = TargetStackID::ScalableVector;

0 commit comments

Comments
 (0)