Skip to content

Commit c9fd76f

Browse files
committed
[RISCV] Replace XLenVT in RV64 only pattern with i64. NFC
1 parent e1ee0e8 commit c9fd76f

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

llvm/lib/Target/RISCV/RISCVInstrInfo.td

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -2013,7 +2013,7 @@ def : Pat<(XLenVT (abs GPR:$rs1)),
20132013
let Predicates = [HasShortForwardBranchOpt, IsRV64] in
20142014
def : Pat<(sext_inreg (abs 33signbits_node:$rs1), i32),
20152015
(PseudoCCSUBW (i64 GPR:$rs1), (i64 X0), /* COND_LT */ 2,
2016-
(XLenVT GPR:$rs1), (i64 X0), (i64 GPR:$rs1))>;
2016+
(i64 GPR:$rs1), (i64 X0), (i64 GPR:$rs1))>;
20172017

20182018
//===----------------------------------------------------------------------===//
20192019
// Experimental RV64 i32 legalization patterns.

0 commit comments

Comments
 (0)