@@ -4197,16 +4197,16 @@ class VPatBinaryMaskPolicy<string intrinsic_name,
4197
4197
(op2_type op2_kind:$rs2),
4198
4198
(mask_type V0), GPR:$vl, sew, (XLenVT timm:$policy))>;
4199
4199
4200
- class VPatBinaryMaskTARoundingMode <string intrinsic_name,
4201
- string inst,
4202
- ValueType result_type,
4203
- ValueType op1_type,
4204
- ValueType op2_type,
4205
- ValueType mask_type,
4206
- int sew,
4207
- VReg result_reg_class,
4208
- VReg op1_reg_class,
4209
- DAGOperand op2_kind> :
4200
+ class VPatBinaryMaskPolicyRoundingMode <string intrinsic_name,
4201
+ string inst,
4202
+ ValueType result_type,
4203
+ ValueType op1_type,
4204
+ ValueType op2_type,
4205
+ ValueType mask_type,
4206
+ int sew,
4207
+ VReg result_reg_class,
4208
+ VReg op1_reg_class,
4209
+ DAGOperand op2_kind> :
4210
4210
Pat<(result_type (!cast<Intrinsic>(intrinsic_name#"_mask")
4211
4211
(result_type result_reg_class:$merge),
4212
4212
(op1_type op1_reg_class:$rs1),
@@ -4720,9 +4720,9 @@ multiclass VPatBinaryRoundingMode<string intrinsic,
4720
4720
DAGOperand op2_kind> {
4721
4721
def : VPatBinaryNoMaskTURoundingMode<intrinsic, inst, result_type, op1_type, op2_type,
4722
4722
sew, result_reg_class, op1_reg_class, op2_kind>;
4723
- def : VPatBinaryMaskTARoundingMode <intrinsic, inst, result_type, op1_type, op2_type,
4724
- mask_type, sew, result_reg_class, op1_reg_class,
4725
- op2_kind>;
4723
+ def : VPatBinaryMaskPolicyRoundingMode <intrinsic, inst, result_type, op1_type, op2_type,
4724
+ mask_type, sew, result_reg_class, op1_reg_class,
4725
+ op2_kind>;
4726
4726
}
4727
4727
4728
4728
multiclass VPatBinaryMSwapped<string intrinsic,
@@ -5094,10 +5094,10 @@ multiclass VPatBinaryW_WV_RM<string intrinsic, string instruction,
5094
5094
Wti.Vector, Vti.Vector, Vti.Mask,
5095
5095
Vti.Log2SEW, Wti.RegClass, Vti.RegClass>;
5096
5096
}
5097
- def : VPatBinaryMaskTARoundingMode <intrinsic, name,
5098
- Wti.Vector, Wti.Vector, Vti.Vector, Vti.Mask,
5099
- Vti.Log2SEW, Wti.RegClass,
5100
- Wti.RegClass, Vti.RegClass>;
5097
+ def : VPatBinaryMaskPolicyRoundingMode <intrinsic, name,
5098
+ Wti.Vector, Wti.Vector, Vti.Vector, Vti.Mask,
5099
+ Vti.Log2SEW, Wti.RegClass,
5100
+ Wti.RegClass, Vti.RegClass>;
5101
5101
}
5102
5102
}
5103
5103
}
0 commit comments