@@ -18929,22 +18929,15 @@ Value *CodeGenFunction::EmitAMDGPUBuiltinExpr(unsigned BuiltinID,
18929
18929
Function *F = CGM.getIntrinsic(Intrin, { Src0->getType() });
18930
18930
return Builder.CreateCall(F, { Src0, Builder.getFalse() });
18931
18931
}
18932
- case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_v2f16:
18933
18932
case AMDGPU::BI__builtin_amdgcn_global_atomic_fmin_f64:
18934
18933
case AMDGPU::BI__builtin_amdgcn_global_atomic_fmax_f64:
18935
18934
case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_f64:
18936
18935
case AMDGPU::BI__builtin_amdgcn_flat_atomic_fmin_f64:
18937
18936
case AMDGPU::BI__builtin_amdgcn_flat_atomic_fmax_f64:
18938
- case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_f32:
18939
- case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_v2f16: {
18937
+ case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_f32: {
18940
18938
Intrinsic::ID IID;
18941
18939
llvm::Type *ArgTy = llvm::Type::getDoubleTy(getLLVMContext());
18942
18940
switch (BuiltinID) {
18943
- case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_v2f16:
18944
- ArgTy = llvm::FixedVectorType::get(
18945
- llvm::Type::getHalfTy(getLLVMContext()), 2);
18946
- IID = Intrinsic::amdgcn_global_atomic_fadd;
18947
- break;
18948
18941
case AMDGPU::BI__builtin_amdgcn_global_atomic_fmin_f64:
18949
18942
IID = Intrinsic::amdgcn_global_atomic_fmin;
18950
18943
break;
@@ -18964,11 +18957,6 @@ Value *CodeGenFunction::EmitAMDGPUBuiltinExpr(unsigned BuiltinID,
18964
18957
ArgTy = llvm::Type::getFloatTy(getLLVMContext());
18965
18958
IID = Intrinsic::amdgcn_flat_atomic_fadd;
18966
18959
break;
18967
- case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_v2f16:
18968
- ArgTy = llvm::FixedVectorType::get(
18969
- llvm::Type::getHalfTy(getLLVMContext()), 2);
18970
- IID = Intrinsic::amdgcn_flat_atomic_fadd;
18971
- break;
18972
18960
}
18973
18961
llvm::Value *Addr = EmitScalarExpr(E->getArg(0));
18974
18962
llvm::Value *Val = EmitScalarExpr(E->getArg(1));
@@ -19369,7 +19357,9 @@ Value *CodeGenFunction::EmitAMDGPUBuiltinExpr(unsigned BuiltinID,
19369
19357
case AMDGPU::BI__builtin_amdgcn_ds_fminf:
19370
19358
case AMDGPU::BI__builtin_amdgcn_ds_fmaxf:
19371
19359
case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f32:
19372
- case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f64: {
19360
+ case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f64:
19361
+ case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_v2f16:
19362
+ case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_v2f16: {
19373
19363
llvm::AtomicRMWInst::BinOp BinOp;
19374
19364
switch (BuiltinID) {
19375
19365
case AMDGPU::BI__builtin_amdgcn_atomic_inc32:
@@ -19387,6 +19377,8 @@ Value *CodeGenFunction::EmitAMDGPUBuiltinExpr(unsigned BuiltinID,
19387
19377
case AMDGPU::BI__builtin_amdgcn_ds_atomic_fadd_v2bf16:
19388
19378
case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f32:
19389
19379
case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f64:
19380
+ case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_v2f16:
19381
+ case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_v2f16:
19390
19382
BinOp = llvm::AtomicRMWInst::FAdd;
19391
19383
break;
19392
19384
case AMDGPU::BI__builtin_amdgcn_ds_fminf:
0 commit comments