Skip to content

Commit ceaedfb

Browse files
committed
[X86] Remove custom lowering of vXi1 ADD/SUB now that they are canonicalized to XOR in getNode.
Reviewed By: RKSimon Differential Revision: https://reviews.llvm.org/D97478
1 parent 502b3bf commit ceaedfb

File tree

1 file changed

+0
-6
lines changed

1 file changed

+0
-6
lines changed

llvm/lib/Target/X86/X86ISelLowering.cpp

Lines changed: 0 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -1468,8 +1468,6 @@ X86TargetLowering::X86TargetLowering(const X86TargetMachine &TM,
14681468
}
14691469

14701470
for (auto VT : { MVT::v1i1, MVT::v2i1, MVT::v4i1, MVT::v8i1, MVT::v16i1 }) {
1471-
setOperationAction(ISD::ADD, VT, Custom);
1472-
setOperationAction(ISD::SUB, VT, Custom);
14731471
setOperationAction(ISD::MUL, VT, Custom);
14741472
setOperationAction(ISD::UADDSAT, VT, Custom);
14751473
setOperationAction(ISD::SADDSAT, VT, Custom);
@@ -27152,10 +27150,6 @@ static SDValue lowerAddSub(SDValue Op, SelectionDAG &DAG,
2715227150
if (VT == MVT::i16 || VT == MVT::i32)
2715327151
return lowerAddSubToHorizontalOp(Op, DAG, Subtarget);
2715427152

27155-
if (VT.getScalarType() == MVT::i1)
27156-
return DAG.getNode(ISD::XOR, SDLoc(Op), VT,
27157-
Op.getOperand(0), Op.getOperand(1));
27158-
2715927153
if (VT == MVT::v32i16 || VT == MVT::v64i8)
2716027154
return splitVectorIntBinary(Op, DAG);
2716127155

0 commit comments

Comments
 (0)