We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 502b3bf commit ceaedfbCopy full SHA for ceaedfb
llvm/lib/Target/X86/X86ISelLowering.cpp
@@ -1468,8 +1468,6 @@ X86TargetLowering::X86TargetLowering(const X86TargetMachine &TM,
1468
}
1469
1470
for (auto VT : { MVT::v1i1, MVT::v2i1, MVT::v4i1, MVT::v8i1, MVT::v16i1 }) {
1471
- setOperationAction(ISD::ADD, VT, Custom);
1472
- setOperationAction(ISD::SUB, VT, Custom);
1473
setOperationAction(ISD::MUL, VT, Custom);
1474
setOperationAction(ISD::UADDSAT, VT, Custom);
1475
setOperationAction(ISD::SADDSAT, VT, Custom);
@@ -27152,10 +27150,6 @@ static SDValue lowerAddSub(SDValue Op, SelectionDAG &DAG,
27152
27150
if (VT == MVT::i16 || VT == MVT::i32)
27153
27151
return lowerAddSubToHorizontalOp(Op, DAG, Subtarget);
27154
27155
- if (VT.getScalarType() == MVT::i1)
27156
- return DAG.getNode(ISD::XOR, SDLoc(Op), VT,
27157
- Op.getOperand(0), Op.getOperand(1));
27158
-
27159
if (VT == MVT::v32i16 || VT == MVT::v64i8)
27160
return splitVectorIntBinary(Op, DAG);
27161
0 commit comments