Skip to content

Commit d1a7713

Browse files
committed
clang-format
1 parent dd6c6eb commit d1a7713

File tree

1 file changed

+8
-8
lines changed

1 file changed

+8
-8
lines changed

llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.cpp

Lines changed: 8 additions & 8 deletions
Original file line numberDiff line numberDiff line change
@@ -719,18 +719,18 @@ RegBankLegalizeRules::RegBankLegalizeRules(const GCNSubtarget &_ST,
719719
.Any({{DivP0}, {{VgprP0}, {VgprP0, Vgpr64}}});
720720

721721
addRulesForGOpcs({G_INTTOPTR})
722-
.Any({{UniPtr32}, {{SgprPtr32}, {Sgpr32}}})
723-
.Any({{DivPtr32}, {{VgprPtr32}, {Vgpr32}}})
724-
.Any({{UniPtr64}, {{SgprPtr64}, {Sgpr64}}})
725-
.Any({{DivPtr64}, {{VgprPtr64}, {Vgpr64}}})
722+
.Any({{UniPtr32}, {{SgprPtr32}, {Sgpr32}}})
723+
.Any({{DivPtr32}, {{VgprPtr32}, {Vgpr32}}})
724+
.Any({{UniPtr64}, {{SgprPtr64}, {Sgpr64}}})
725+
.Any({{DivPtr64}, {{VgprPtr64}, {Vgpr64}}})
726726
.Any({{UniPtr128}, {{SgprPtr128}, {Sgpr128}}})
727727
.Any({{DivPtr128}, {{VgprPtr128}, {Vgpr128}}});
728728

729729
addRulesForGOpcs({G_PTRTOINT})
730-
.Any({{UniS32}, {{Sgpr32}, {SgprPtr32}}})
731-
.Any({{DivS32}, {{Vgpr32}, {VgprPtr32}}})
732-
.Any({{UniS64}, {{Sgpr64}, {SgprPtr64}}})
733-
.Any({{DivS64}, {{Vgpr64}, {VgprPtr64}}})
730+
.Any({{UniS32}, {{Sgpr32}, {SgprPtr32}}})
731+
.Any({{DivS32}, {{Vgpr32}, {VgprPtr32}}})
732+
.Any({{UniS64}, {{Sgpr64}, {SgprPtr64}}})
733+
.Any({{DivS64}, {{Vgpr64}, {VgprPtr64}}})
734734
.Any({{UniS128}, {{Sgpr128}, {SgprPtr128}}})
735735
.Any({{DivS128}, {{Vgpr128}, {VgprPtr128}}});
736736

0 commit comments

Comments
 (0)