@@ -719,18 +719,18 @@ RegBankLegalizeRules::RegBankLegalizeRules(const GCNSubtarget &_ST,
719
719
.Any ({{DivP0}, {{VgprP0}, {VgprP0, Vgpr64}}});
720
720
721
721
addRulesForGOpcs ({G_INTTOPTR})
722
- .Any ({{UniPtr32}, {{SgprPtr32}, {Sgpr32}}})
723
- .Any ({{DivPtr32}, {{VgprPtr32}, {Vgpr32}}})
724
- .Any ({{UniPtr64}, {{SgprPtr64}, {Sgpr64}}})
725
- .Any ({{DivPtr64}, {{VgprPtr64}, {Vgpr64}}})
722
+ .Any ({{UniPtr32}, {{SgprPtr32}, {Sgpr32}}})
723
+ .Any ({{DivPtr32}, {{VgprPtr32}, {Vgpr32}}})
724
+ .Any ({{UniPtr64}, {{SgprPtr64}, {Sgpr64}}})
725
+ .Any ({{DivPtr64}, {{VgprPtr64}, {Vgpr64}}})
726
726
.Any ({{UniPtr128}, {{SgprPtr128}, {Sgpr128}}})
727
727
.Any ({{DivPtr128}, {{VgprPtr128}, {Vgpr128}}});
728
728
729
729
addRulesForGOpcs ({G_PTRTOINT})
730
- .Any ({{UniS32}, {{Sgpr32}, {SgprPtr32}}})
731
- .Any ({{DivS32}, {{Vgpr32}, {VgprPtr32}}})
732
- .Any ({{UniS64}, {{Sgpr64}, {SgprPtr64}}})
733
- .Any ({{DivS64}, {{Vgpr64}, {VgprPtr64}}})
730
+ .Any ({{UniS32}, {{Sgpr32}, {SgprPtr32}}})
731
+ .Any ({{DivS32}, {{Vgpr32}, {VgprPtr32}}})
732
+ .Any ({{UniS64}, {{Sgpr64}, {SgprPtr64}}})
733
+ .Any ({{DivS64}, {{Vgpr64}, {VgprPtr64}}})
734
734
.Any ({{UniS128}, {{Sgpr128}, {SgprPtr128}}})
735
735
.Any ({{DivS128}, {{Vgpr128}, {VgprPtr128}}});
736
736
0 commit comments