Skip to content

Commit d1e3339

Browse files
committed
Merged all functions into one to facilitate each tests.
1 parent c9943c0 commit d1e3339

File tree

1 file changed

+21
-30
lines changed

1 file changed

+21
-30
lines changed

llvm/test/CodeGen/AMDGPU/spill-partial-csr-sgpr-live-ins.mir

Lines changed: 21 additions & 30 deletions
Original file line numberDiff line numberDiff line change
@@ -5,47 +5,38 @@
55
# in SILowerSGPRSpills, the SubReg spill gets marked KILLED even though its SuperReg is in the function Live-ins. This causes machine
66
# verifier to now fail at direct usage of that SubReg, which intially should not be any problem before adding spill.
77

8-
# VERIFIER: *** Bad machine code: Using an undefined physical register ***
8+
# VERIFIER: After SI lower SGPR spill instructions
99

10-
---
11-
name: spill_partial_live_csr_sgpr_argument_test_1
12-
tracksRegLiveness: true
13-
liveins:
14-
- { reg: '$sgpr50_sgpr51' }
15-
body: |
16-
bb.0:
17-
liveins: $sgpr50_sgpr51
10+
# VERIFIER: *** Bad machine code: Using an undefined physical register ***
11+
# VERIFIER: - instruction: S_NOP 0, implicit $sgpr50
12+
# VERIFIER-NEXT: - operand 1: implicit $sgpr50
1813

19-
S_NOP 0, implicit $sgpr50
20-
$sgpr50 = S_MOV_B32 0
14+
# VERIFIER: *** Bad machine code: Using an undefined physical register ***
15+
# VERIFIER: - instruction: S_NOP 0, implicit $sgpr52
16+
# VERIFIER-NEXT: - operand 1: implicit $sgpr52
2117

22-
...
18+
# VERIFIER: *** Bad machine code: Using an undefined physical register ***
19+
# VERIFIER: - instruction: S_NOP 0, implicit $sgpr55
20+
# VERIFIER-NEXT: - operand 1: implicit $sgpr55
2321

22+
# VERIFIER: LLVM ERROR: Found 3 machine code errors.
2423
---
25-
name: spill_partial_live_csr_sgpr_argument_test_2
24+
name: spill_partial_live_csr_sgpr_test
2625
tracksRegLiveness: true
2726
liveins:
2827
- { reg: '$sgpr50_sgpr51' }
29-
body: |
30-
bb.0:
31-
liveins: $sgpr50_sgpr51
32-
33-
S_NOP 0, implicit $sgpr50
34-
$sgpr50_sgpr51 = S_MOV_B64 0
35-
36-
...
37-
38-
---
39-
name: spill_partial_live_csr_sgpr_argument_test_3
40-
tracksRegLiveness: true
41-
liveins:
4228
- { reg: '$sgpr52_sgpr53' }
29+
- { reg: '$sgpr54_sgpr55' }
4330
body: |
4431
bb.0:
45-
liveins: $sgpr52_sgpr53
32+
liveins: $sgpr50_sgpr51, $sgpr52_sgpr53, $sgpr54_sgpr55
4633
47-
S_NOP 0, implicit $sgpr53
34+
S_NOP 0, implicit $sgpr50
35+
$sgpr50 = S_MOV_B32 0
36+
S_NOP 0, implicit $sgpr52
4837
$sgpr52_sgpr53 = S_MOV_B64 0
49-
$sgpr54 = S_MOV_B32 0
50-
38+
S_NOP 0, implicit $sgpr55
39+
$sgpr54_sgpr55 = S_MOV_B64 0
40+
$sgpr56 = S_MOV_B32 0
5141
...
42+

0 commit comments

Comments
 (0)