Skip to content

Commit d1e77e0

Browse files
committed
revert unintentional white space changes
1 parent a5a3fe8 commit d1e77e0

File tree

1 file changed

+3
-3
lines changed

1 file changed

+3
-3
lines changed

llvm/lib/Target/NVPTX/NVPTXISelDAGToDAG.cpp

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -585,7 +585,7 @@ getOperationOrderings(MemSDNode *N, const NVPTXSubtarget *Subtarget) {
585585
// |------------------------------------------------------|-------------------------------|
586586
// | cuda::atomic_load | fence.sc.<scope>; |
587587
// | (memory_order_seq_cst, cuda::thread_scope_<scope>) | ld.acquire.<scope>; |
588-
// |------------------------------------------------------|-------------------------------|
588+
// |------------------------------------------------------|-------------------------------|
589589
// | cuda::atomic_store | fence.sc.<scope>; |
590590
// | (memory_order_seq_cst, cuda::thread_scope_<scope>) | st.release.<scope>; |
591591
// |------------------------------------------------------|-------------------------------|
@@ -2824,8 +2824,8 @@ void NVPTXDAGToDAGISel::SelectCpAsyncBulkPrefetchL2(SDNode *N) {
28242824
SDLoc DL(N);
28252825
SmallVector<SDValue, 4> Ops(N->ops().slice(2, NumArgs));
28262826
Ops.push_back(N->getOperand(0)); // Chain operand
2827-
2828-
unsigned Opcode = IsCacheHint
2827+
2828+
unsigned Opcode = IsCacheHint
28292829
? NVPTX::CP_ASYNC_BULK_PREFETCH_CH
28302830
: NVPTX::CP_ASYNC_BULK_PREFETCH;
28312831
ReplaceNode(N, CurDAG->getMachineNode(Opcode, DL, N->getVTList(), Ops));

0 commit comments

Comments
 (0)