19
19
define void @RWBufferLoad_Vec4_I32 () #0 {
20
20
; CHECK: [[buffer:%[0-9]+]] = OpLoad [[RWBufferTypeInt]] [[IntBufferVar]]
21
21
%buffer0 = call target ("spirv.Image" , i32 , 5 , 2 , 0 , 0 , 2 , 24 )
22
- @llvm.spv.handle.fromBinding.tspirv.Image_f32_5_2_0_0_2_24 (
22
+ @llvm.spv.handle.fromBinding.tspirv.Image_i32_5_2_0_0_2_24 (
23
23
i32 16 , i32 7 , i32 1 , i32 0 , i1 false )
24
24
25
25
; CHECK: OpImageRead [[v4_int]] [[buffer]] [[zero]]
@@ -34,7 +34,7 @@ define void @RWBufferLoad_Vec4_I32() #0 {
34
34
define void @RWBufferLoad_I32 () #0 {
35
35
; CHECK: [[buffer:%[0-9]+]] = OpLoad [[RWBufferTypeInt]] [[IntBufferVar]]
36
36
%buffer1 = call target ("spirv.Image" , i32 , 5 , 2 , 0 , 0 , 2 , 24 )
37
- @llvm.spv.handle.fromBinding.tspirv.Image_f32_5_2_0_0_2_24 (
37
+ @llvm.spv.handle.fromBinding.tspirv.Image_i32_5_2_0_0_2_24 (
38
38
i32 16 , i32 7 , i32 1 , i32 0 , i1 false )
39
39
40
40
; CHECK: [[V:%[0-9]+]] = OpImageRead [[v4_int]] [[buffer]] [[zero]]
@@ -50,7 +50,7 @@ define void @RWBufferLoad_I32() #0 {
50
50
define void @RWBufferLoad_Vec2_I32 () #0 {
51
51
; CHECK: [[buffer:%[0-9]+]] = OpLoad [[RWBufferTypeInt]] [[IntBufferVar]]
52
52
%buffer0 = call target ("spirv.Image" , i32 , 5 , 2 , 0 , 0 , 2 , 24 )
53
- @llvm.spv.handle.fromBinding.tspirv.Image_f32_5_2_0_0_2_24 (
53
+ @llvm.spv.handle.fromBinding.tspirv.Image_i32_5_2_0_0_2_24 (
54
54
i32 16 , i32 7 , i32 1 , i32 0 , i1 false )
55
55
56
56
; CHECK: [[V:%[0-9]+]] = OpImageRead [[v4_int]] [[buffer]] [[zero]]
0 commit comments