Skip to content

Commit d62c6ad

Browse files
committed
Fix more RISCV GISel tests using -march instead of -mtriple
1 parent cebc837 commit d62c6ad

File tree

2 files changed

+2
-2
lines changed

2 files changed

+2
-2
lines changed

llvm/test/CodeGen/RISCV/GlobalISel/instruction-select/int-ptr-cast-rv32.mir

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
2-
# RUN: llc -march=riscv32 -run-pass=instruction-select -simplify-mir \
2+
# RUN: llc -mtriple=riscv32 -run-pass=instruction-select -simplify-mir \
33
# RUN: -verify-machineinstrs %s -o - | FileCheck %s
44

55
---

llvm/test/CodeGen/RISCV/GlobalISel/instruction-select/int-ptr-cast-rv64.mir

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
2-
# RUN: llc -march=riscv64 -run-pass=instruction-select -simplify-mir \
2+
# RUN: llc -mtriple=riscv64 -run-pass=instruction-select -simplify-mir \
33
# RUN: -verify-machineinstrs %s -o - | FileCheck %s
44

55
---

0 commit comments

Comments
 (0)