We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 5baec47 commit d6d0f27Copy full SHA for d6d0f27
llvm/docs/ReleaseNotes.md
@@ -186,6 +186,8 @@ Changes to the RISC-V Backend
186
* Adds assembler support for the Andes `XAndesperf` (Andes Performance extension).
187
* `-mcpu=sifive-p870` was added.
188
* Adds assembler support for the Andes `XAndesvpackfph` (Andes Vector Packed FP16 extension).
189
+* Adds assembler support for the standard `Q` (Quad-Precision Floating Point)
190
+ extension.
191
192
Changes to the WebAssembly Backend
193
----------------------------------
0 commit comments