@@ -1438,7 +1438,7 @@ class MachineInstr
1438
1438
unsigned getBundleSize () const ;
1439
1439
1440
1440
// / Return true if the MachineInstr reads the specified register.
1441
- // / If TargetRegisterInfo is passed , then it also checks if there
1441
+ // / If TargetRegisterInfo is non-null , then it also checks if there
1442
1442
// / is a read of a super-register.
1443
1443
// / This does not count partial redefines of virtual registers as reads:
1444
1444
// / %reg1024:6 = OP.
@@ -1461,15 +1461,15 @@ class MachineInstr
1461
1461
SmallVectorImpl<unsigned > *Ops = nullptr ) const ;
1462
1462
1463
1463
// / Return true if the MachineInstr kills the specified register.
1464
- // / If TargetRegisterInfo is passed , then it also checks if there is
1464
+ // / If TargetRegisterInfo is non-null , then it also checks if there is
1465
1465
// / a kill of a super-register.
1466
1466
bool killsRegister (Register Reg,
1467
1467
const TargetRegisterInfo *TRI = nullptr ) const {
1468
1468
return findRegisterUseOperandIdx (Reg, true , TRI) != -1 ;
1469
1469
}
1470
1470
1471
1471
// / Return true if the MachineInstr fully defines the specified register.
1472
- // / If TargetRegisterInfo is passed , then it also checks
1472
+ // / If TargetRegisterInfo is non-null , then it also checks
1473
1473
// / if there is a def of a super-register.
1474
1474
// / NOTE: It's ignoring subreg indices on virtual registers.
1475
1475
bool definesRegister (Register Reg,
@@ -1486,7 +1486,7 @@ class MachineInstr
1486
1486
}
1487
1487
1488
1488
// / Returns true if the register is dead in this machine instruction.
1489
- // / If TargetRegisterInfo is passed , then it also checks
1489
+ // / If TargetRegisterInfo is non-null , then it also checks
1490
1490
// / if there is a dead def of a super-register.
1491
1491
bool registerDefIsDead (Register Reg,
1492
1492
const TargetRegisterInfo *TRI = nullptr ) const {
0 commit comments