|
| 1 | +; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 5 |
| 2 | +; RUN: opt -S --passes=slp-vectorizer -mtriple=x86_64-unknown-linux-gnu -slp-threshold=-9999 < %s | FileCheck %s |
| 3 | + |
| 4 | +define void @test(i32 %arg) personality ptr null { |
| 5 | +; CHECK-LABEL: define void @test( |
| 6 | +; CHECK-SAME: i32 [[ARG:%.*]]) personality ptr null { |
| 7 | +; CHECK-NEXT: [[BB:.*]]: |
| 8 | +; CHECK-NEXT: [[LOAD:%.*]] = load i32, ptr addrspace(3) null, align 4 |
| 9 | +; CHECK-NEXT: [[LOAD1:%.*]] = load i32, ptr addrspace(3) null, align 4 |
| 10 | +; CHECK-NEXT: [[LOAD2:%.*]] = load i32, ptr addrspace(3) null, align 4 |
| 11 | +; CHECK-NEXT: [[LOAD3:%.*]] = load i32, ptr addrspace(3) null, align 4 |
| 12 | +; CHECK-NEXT: [[INVOKE:%.*]] = invoke i32 null(ptr addrspace(1) null, i32 0) |
| 13 | +; CHECK-NEXT: to label %[[BB4:.*]] unwind label %[[BB5:.*]] |
| 14 | +; CHECK: [[BB4]]: |
| 15 | +; CHECK-NEXT: ret void |
| 16 | +; CHECK: [[BB5]]: |
| 17 | +; CHECK-NEXT: [[PHI:%.*]] = phi i32 [ 0, %[[BB]] ] |
| 18 | +; CHECK-NEXT: [[PHI6:%.*]] = phi i32 [ 0, %[[BB]] ] |
| 19 | +; CHECK-NEXT: [[PHI7:%.*]] = phi i32 [ 0, %[[BB]] ] |
| 20 | +; CHECK-NEXT: [[PHI8:%.*]] = phi i32 [ 0, %[[BB]] ] |
| 21 | +; CHECK-NEXT: [[LANDINGPAD:%.*]] = landingpad { ptr, i32 } |
| 22 | +; CHECK-NEXT: cleanup |
| 23 | +; CHECK-NEXT: [[TMP0:%.*]] = insertelement <4 x i32> poison, i32 [[LOAD]], i32 0 |
| 24 | +; CHECK-NEXT: [[TMP1:%.*]] = insertelement <4 x i32> [[TMP0]], i32 [[LOAD1]], i32 1 |
| 25 | +; CHECK-NEXT: [[TMP2:%.*]] = insertelement <4 x i32> [[TMP1]], i32 [[LOAD3]], i32 2 |
| 26 | +; CHECK-NEXT: [[TMP3:%.*]] = insertelement <4 x i32> [[TMP2]], i32 [[LOAD2]], i32 3 |
| 27 | +; CHECK-NEXT: [[TMP4:%.*]] = insertelement <4 x i32> poison, i32 [[PHI]], i32 0 |
| 28 | +; CHECK-NEXT: [[TMP5:%.*]] = insertelement <4 x i32> [[TMP4]], i32 [[PHI8]], i32 1 |
| 29 | +; CHECK-NEXT: [[TMP6:%.*]] = insertelement <4 x i32> [[TMP5]], i32 [[PHI6]], i32 2 |
| 30 | +; CHECK-NEXT: [[TMP7:%.*]] = insertelement <4 x i32> [[TMP6]], i32 [[PHI7]], i32 3 |
| 31 | +; CHECK-NEXT: [[TMP8:%.*]] = shufflevector <4 x i32> [[TMP3]], <4 x i32> poison, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 poison, i32 poison, i32 poison, i32 poison> |
| 32 | +; CHECK-NEXT: [[TMP9:%.*]] = call <8 x i32> @llvm.vector.insert.v8i32.v4i32(<8 x i32> [[TMP8]], <4 x i32> [[TMP7]], i64 4) |
| 33 | +; CHECK-NEXT: br label %[[BB11:.*]] |
| 34 | +; CHECK: [[BB9:.*]]: |
| 35 | +; CHECK-NEXT: [[LANDINGPAD10:%.*]] = landingpad { ptr, i32 } |
| 36 | +; CHECK-NEXT: cleanup |
| 37 | +; CHECK-NEXT: br label %[[BB11]] |
| 38 | +; CHECK: [[BB11]]: |
| 39 | +; CHECK-NEXT: [[TMP10:%.*]] = phi <8 x i32> [ poison, %[[BB9]] ], [ [[TMP9]], %[[BB5]] ] |
| 40 | +; CHECK-NEXT: ret void |
| 41 | +; |
| 42 | +bb: |
| 43 | + %load = load i32, ptr addrspace(3) null, align 4 |
| 44 | + %load1 = load i32, ptr addrspace(3) null, align 4 |
| 45 | + %load2 = load i32, ptr addrspace(3) null, align 4 |
| 46 | + %load3 = load i32, ptr addrspace(3) null, align 4 |
| 47 | + %invoke = invoke i32 null(ptr addrspace(1) null, i32 0) |
| 48 | + to label %bb4 unwind label %bb5 |
| 49 | + |
| 50 | +bb4: ; preds = %bb |
| 51 | + ret void |
| 52 | + |
| 53 | +bb5: ; preds = %bb |
| 54 | + %phi = phi i32 [ 0, %bb ] |
| 55 | + %phi6 = phi i32 [ 0, %bb ] |
| 56 | + %phi7 = phi i32 [ 0, %bb ] |
| 57 | + %phi8 = phi i32 [ 0, %bb ] |
| 58 | + %landingpad = landingpad { ptr, i32 } |
| 59 | + cleanup |
| 60 | + br label %bb11 |
| 61 | + |
| 62 | +bb9: ; No predecessors! |
| 63 | + %landingpad10 = landingpad { ptr, i32 } |
| 64 | + cleanup |
| 65 | + br label %bb11 |
| 66 | + |
| 67 | +bb11: ; preds = %bb9, %bb5 |
| 68 | + %phi12 = phi i32 [ 0, %bb9 ], [ %phi, %bb5 ] |
| 69 | + %phi13 = phi i32 [ 0, %bb9 ], [ %phi8, %bb5 ] |
| 70 | + %phi14 = phi i32 [ 0, %bb9 ], [ %phi6, %bb5 ] |
| 71 | + %phi15 = phi i32 [ %arg, %bb9 ], [ %phi7, %bb5 ] |
| 72 | + %phi16 = phi i32 [ 0, %bb9 ], [ %load, %bb5 ] |
| 73 | + %phi17 = phi i32 [ 0, %bb9 ], [ %load1, %bb5 ] |
| 74 | + %phi18 = phi i32 [ %arg, %bb9 ], [ %load2, %bb5 ] |
| 75 | + %phi19 = phi i32 [ 0, %bb9 ], [ %load3, %bb5 ] |
| 76 | + ret void |
| 77 | +} |
0 commit comments