Skip to content

Commit e4544b5

Browse files
fixup! simplify switch
1 parent 40d987b commit e4544b5

File tree

1 file changed

+2
-3
lines changed

1 file changed

+2
-3
lines changed

llvm/lib/Target/RISCV/RISCVInstrInfo.cpp

Lines changed: 2 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -1279,9 +1279,8 @@ bool RISCVInstrInfo::optimizeCondBranch(MachineInstr &MI) const {
12791279
int64_t C0, C1;
12801280
if (isFromLoadImm(Cond[1], C0) && isFromLoadImm(Cond[2], C1)) {
12811281
switch (CC) {
1282-
default:
1283-
// TODO: Implement for more CCs
1284-
break;
1282+
case RISCVCC::COND_INVALID:
1283+
llvm_unreachable("Unexpected CC");
12851284
case RISCVCC::COND_EQ: {
12861285
Folded = (C0 == C1) ? TBB : FBB;
12871286
break;

0 commit comments

Comments
 (0)