We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent e3f87e1 commit e4b6cc3Copy full SHA for e4b6cc3
llvm/lib/Target/RISCV/RISCVInsertVSETVLI.cpp
@@ -802,9 +802,19 @@ class VSETVLIInfo {
802
OS << "AVLImm=" << (unsigned)AVLImm;
803
if (hasAVLVLMAX())
804
OS << "AVLVLMAX";
805
- OS << ", "
806
- << "VLMul=" << (unsigned)VLMul << ", "
807
- << "SEW=" << (unsigned)SEW << ", "
+ OS << ", ";
+
+ unsigned LMul;
808
+ bool Fractional;
809
+ std::tie(LMul, Fractional) = decodeVLMUL(VLMul);
810
811
+ OS << "VLMul=";
812
+ if (Fractional)
813
+ OS << "mf";
814
+ else
815
+ OS << "m";
816
+ OS << LMul << ", "
817
+ << "SEW=e" << (unsigned)SEW << ", "
818
<< "TailAgnostic=" << (bool)TailAgnostic << ", "
819
<< "MaskAgnostic=" << (bool)MaskAgnostic << ", "
820
<< "SEWLMULRatioOnly=" << (bool)SEWLMULRatioOnly << "}";
0 commit comments