Skip to content

Commit e86d45e

Browse files
perlfuperlfu
committed
[AMDGPU] Pre-commit test for D111126 (NFC)
1 parent c02a8cd commit e86d45e

File tree

1 file changed

+126
-0
lines changed

1 file changed

+126
-0
lines changed

‎llvm/test/CodeGen/AMDGPU/artificial-terminators.mir

Lines changed: 126 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,126 @@
1+
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
2+
# RUN: llc -march=amdgcn -mcpu=gfx1010 -verify-machineinstrs -run-pass=machine-sink -o - %s | FileCheck %s
3+
4+
---
5+
name: func0
6+
tracksRegLiveness: true
7+
machineFunctionInfo:
8+
isEntryFunction: true
9+
scratchRSrcReg: '$sgpr0_sgpr1_sgpr2_sgpr3'
10+
frameOffsetReg: '$sgpr7'
11+
body: |
12+
; CHECK-LABEL: name: func0
13+
; CHECK: bb.0:
14+
; CHECK-NEXT: successors: %bb.1(0x80000000)
15+
; CHECK-NEXT: liveins: $vgpr4, $vgpr6
16+
; CHECK-NEXT: {{ $}}
17+
; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr_32 = COPY $vgpr6
18+
; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr_32 = COPY $vgpr4
19+
; CHECK-NEXT: [[V_ADD_U32_e64_:%[0-9]+]]:vgpr_32 = V_ADD_U32_e64 [[COPY1]], [[COPY]], 0, implicit $exec
20+
; CHECK-NEXT: [[S_MOV_B32_:%[0-9]+]]:sreg_32 = S_MOV_B32 31
21+
; CHECK-NEXT: [[V_LSHRREV_B32_e64_:%[0-9]+]]:vgpr_32 = V_LSHRREV_B32_e64 killed [[S_MOV_B32_]], [[V_ADD_U32_e64_]], implicit $exec
22+
; CHECK-NEXT: [[V_ADD_U32_e64_1:%[0-9]+]]:vgpr_32 = V_ADD_U32_e64 [[V_ADD_U32_e64_]], killed [[V_LSHRREV_B32_e64_]], 0, implicit $exec
23+
; CHECK-NEXT: [[S_MOV_B32_1:%[0-9]+]]:sreg_32 = S_MOV_B32 1
24+
; CHECK-NEXT: [[V_ASHRREV_I32_e64_:%[0-9]+]]:vgpr_32 = V_ASHRREV_I32_e64 [[S_MOV_B32_1]], killed [[V_ADD_U32_e64_1]], implicit $exec
25+
; CHECK-NEXT: [[S_MOV_B32_2:%[0-9]+]]:sreg_32 = S_MOV_B32 30
26+
; CHECK-NEXT: [[V_LSHRREV_B32_e64_1:%[0-9]+]]:vgpr_32 = V_LSHRREV_B32_e64 killed [[S_MOV_B32_2]], [[V_ASHRREV_I32_e64_]], implicit $exec
27+
; CHECK-NEXT: [[V_ADD_U32_e64_2:%[0-9]+]]:vgpr_32 = V_ADD_U32_e64 [[V_ASHRREV_I32_e64_]], killed [[V_LSHRREV_B32_e64_1]], 0, implicit $exec
28+
; CHECK-NEXT: [[S_MOV_B32_3:%[0-9]+]]:sreg_32 = S_MOV_B32 -4
29+
; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr_32 = COPY [[S_MOV_B32_3]]
30+
; CHECK-NEXT: [[V_AND_B32_e32_:%[0-9]+]]:vgpr_32 = V_AND_B32_e32 killed [[V_ADD_U32_e64_2]], killed [[COPY2]], implicit $exec
31+
; CHECK-NEXT: [[V_SUB_U32_e64_:%[0-9]+]]:vgpr_32 = V_SUB_U32_e64 [[V_ASHRREV_I32_e64_]], killed [[V_AND_B32_e32_]], 0, implicit $exec
32+
; CHECK-NEXT: [[S_MOV_B32_4:%[0-9]+]]:sreg_32 = S_MOV_B32 4
33+
; CHECK-NEXT: [[V_ADD_U32_e64_3:%[0-9]+]]:vgpr_32 = nsw V_ADD_U32_e64 killed [[V_SUB_U32_e64_]], killed [[S_MOV_B32_4]], 0, implicit $exec
34+
; CHECK-NEXT: S_BRANCH %bb.1
35+
; CHECK-NEXT: {{ $}}
36+
; CHECK-NEXT: bb.1:
37+
; CHECK-NEXT: successors: %bb.5(0x30000000), %bb.2(0x50000000)
38+
; CHECK-NEXT: {{ $}}
39+
; CHECK-NEXT: [[V_CMP_LT_I32_e64_:%[0-9]+]]:sreg_32 = V_CMP_LT_I32_e64 [[V_ADD_U32_e64_3]], [[S_MOV_B32_1]], implicit $exec
40+
; CHECK-NEXT: [[S_XOR_B32_:%[0-9]+]]:sreg_32 = S_XOR_B32 $exec_lo, [[V_CMP_LT_I32_e64_]], implicit-def $scc
41+
; CHECK-NEXT: S_CBRANCH_EXECNZ %bb.2, implicit $exec
42+
; CHECK-NEXT: {{ $}}
43+
; CHECK-NEXT: bb.5:
44+
; CHECK-NEXT: successors: %bb.4(0x80000000)
45+
; CHECK-NEXT: {{ $}}
46+
; CHECK-NEXT: [[COPY3:%[0-9]+]]:sreg_32 = COPY [[V_CMP_LT_I32_e64_]]
47+
; CHECK-NEXT: S_BRANCH %bb.4
48+
; CHECK-NEXT: {{ $}}
49+
; CHECK-NEXT: bb.2:
50+
; CHECK-NEXT: successors: %bb.4(0x40000000), %bb.3(0x40000000)
51+
; CHECK-NEXT: {{ $}}
52+
; CHECK-NEXT: [[S_MOV_B32_5:%[0-9]+]]:sreg_32 = S_MOV_B32 1
53+
; CHECK-NEXT: [[V_CMP_EQ_U32_e64_:%[0-9]+]]:sreg_32 = V_CMP_EQ_U32_e64 [[V_ADD_U32_e64_3]], killed [[S_MOV_B32_5]], implicit $exec
54+
; CHECK-NEXT: [[S_XOR_B32_1:%[0-9]+]]:sreg_32 = S_XOR_B32 $exec_lo, [[V_CMP_EQ_U32_e64_]], implicit-def $scc
55+
; CHECK-NEXT: [[S_OR_B32_:%[0-9]+]]:sreg_32 = S_OR_B32 [[V_CMP_LT_I32_e64_]], [[V_CMP_EQ_U32_e64_]], implicit-def $scc
56+
; CHECK-NEXT: $exec_lo = S_MOV_B32_term [[S_XOR_B32_1]]
57+
; CHECK-NEXT: S_CBRANCH_EXECZ %bb.4, implicit $exec
58+
; CHECK-NEXT: S_BRANCH %bb.3
59+
; CHECK-NEXT: {{ $}}
60+
; CHECK-NEXT: bb.3:
61+
; CHECK-NEXT: successors: %bb.4(0x80000000)
62+
; CHECK-NEXT: {{ $}}
63+
; CHECK-NEXT: S_BRANCH %bb.4
64+
; CHECK-NEXT: {{ $}}
65+
; CHECK-NEXT: bb.4:
66+
; CHECK-NEXT: [[PHI:%[0-9]+]]:sreg_32 = PHI [[COPY3]], %bb.5, [[S_OR_B32_]], %bb.2, [[S_OR_B32_]], %bb.3
67+
; CHECK-NEXT: $exec_lo = S_OR_B32 $exec_lo, [[PHI]], implicit-def $scc
68+
; CHECK-NEXT: S_ENDPGM 0
69+
bb.0:
70+
successors: %bb.1(0x80000000); %bb.1(100.00%)
71+
liveins: $vgpr4, $vgpr6
72+
%7:vgpr_32 = COPY $vgpr6
73+
%5:vgpr_32 = COPY $vgpr4
74+
%9:vgpr_32 = V_ADD_U32_e64 %5:vgpr_32, %7:vgpr_32, 0, implicit $exec
75+
%11:sreg_32 = S_MOV_B32 31
76+
%12:vgpr_32 = V_LSHRREV_B32_e64 killed %11:sreg_32, %9:vgpr_32, implicit $exec
77+
%13:vgpr_32 = V_ADD_U32_e64 %9:vgpr_32, killed %12:vgpr_32, 0, implicit $exec
78+
%14:sreg_32 = S_MOV_B32 1
79+
%15:vgpr_32 = V_ASHRREV_I32_e64 %14:sreg_32, killed %13:vgpr_32, implicit $exec
80+
%16:sreg_32 = S_MOV_B32 30
81+
%17:vgpr_32 = V_LSHRREV_B32_e64 killed %16:sreg_32, %15:vgpr_32, implicit $exec
82+
%18:vgpr_32 = V_ADD_U32_e64 %15:vgpr_32, killed %17:vgpr_32, 0, implicit $exec
83+
%19:sreg_32 = S_MOV_B32 -4
84+
%21:vgpr_32 = COPY %19:sreg_32
85+
%20:vgpr_32 = V_AND_B32_e32 killed %18:vgpr_32, killed %21:vgpr_32, implicit $exec
86+
%22:vgpr_32 = V_SUB_U32_e64 %15:vgpr_32, killed %20:vgpr_32, 0, implicit $exec
87+
%23:sreg_32 = S_MOV_B32 4
88+
%0:vgpr_32 = nsw V_ADD_U32_e64 killed %22:vgpr_32, killed %23:sreg_32, 0, implicit $exec
89+
S_BRANCH %bb.1
90+
91+
bb.1:
92+
; predecessors: %bb.0
93+
successors: %bb.4(0x30000000), %bb.2(0x50000000); %bb.4(37.50%), %bb.2(62.50%)
94+
95+
%25:sreg_32 = V_CMP_LT_I32_e64 %0:vgpr_32, %14:sreg_32, implicit $exec
96+
%28:sreg_32 = S_XOR_B32 $exec_lo, %25:sreg_32, implicit-def $scc
97+
%33:sreg_32 = COPY %25:sreg_32
98+
$exec_lo = S_MOV_B32_term %28:sreg_32
99+
S_CBRANCH_EXECZ %bb.4, implicit $exec
100+
S_BRANCH %bb.2
101+
102+
bb.2:
103+
; predecessors: %bb.1
104+
successors: %bb.4(0x40000000), %bb.3(0x40000000); %bb.4(50.00%), %bb.3(50.00%)
105+
106+
%26:sreg_32 = S_MOV_B32 1
107+
%27:sreg_32 = V_CMP_EQ_U32_e64 %0:vgpr_32, killed %26:sreg_32, implicit $exec
108+
%31:sreg_32 = S_XOR_B32 $exec_lo, %27:sreg_32, implicit-def $scc
109+
%34:sreg_32 = S_OR_B32 %25:sreg_32, %27:sreg_32, implicit-def $scc
110+
$exec_lo = S_MOV_B32_term %31:sreg_32
111+
S_CBRANCH_EXECZ %bb.4, implicit $exec
112+
S_BRANCH %bb.3
113+
114+
bb.3:
115+
; predecessors: %bb.2
116+
successors: %bb.4(0x80000000); %bb.4(100.00%)
117+
118+
S_BRANCH %bb.4
119+
120+
bb.4:
121+
; predecessors: %bb.1, %bb.2, %bb.3
122+
123+
%35:sreg_32 = PHI %33:sreg_32, %bb.1, %34:sreg_32, %bb.2, %34:sreg_32, %bb.3
124+
$exec_lo = S_OR_B32 $exec_lo, %35:sreg_32, implicit-def $scc
125+
S_ENDPGM 0
126+
...

0 commit comments

Comments
 (0)