@@ -18920,22 +18920,15 @@ Value *CodeGenFunction::EmitAMDGPUBuiltinExpr(unsigned BuiltinID,
18920
18920
Function *F = CGM.getIntrinsic(Intrin, { Src0->getType() });
18921
18921
return Builder.CreateCall(F, { Src0, Builder.getFalse() });
18922
18922
}
18923
- case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_v2f16:
18924
18923
case AMDGPU::BI__builtin_amdgcn_global_atomic_fmin_f64:
18925
18924
case AMDGPU::BI__builtin_amdgcn_global_atomic_fmax_f64:
18926
18925
case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_f64:
18927
18926
case AMDGPU::BI__builtin_amdgcn_flat_atomic_fmin_f64:
18928
18927
case AMDGPU::BI__builtin_amdgcn_flat_atomic_fmax_f64:
18929
- case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_f32:
18930
- case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_v2f16: {
18928
+ case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_f32: {
18931
18929
Intrinsic::ID IID;
18932
18930
llvm::Type *ArgTy = llvm::Type::getDoubleTy(getLLVMContext());
18933
18931
switch (BuiltinID) {
18934
- case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_v2f16:
18935
- ArgTy = llvm::FixedVectorType::get(
18936
- llvm::Type::getHalfTy(getLLVMContext()), 2);
18937
- IID = Intrinsic::amdgcn_global_atomic_fadd;
18938
- break;
18939
18932
case AMDGPU::BI__builtin_amdgcn_global_atomic_fmin_f64:
18940
18933
IID = Intrinsic::amdgcn_global_atomic_fmin;
18941
18934
break;
@@ -18955,11 +18948,6 @@ Value *CodeGenFunction::EmitAMDGPUBuiltinExpr(unsigned BuiltinID,
18955
18948
ArgTy = llvm::Type::getFloatTy(getLLVMContext());
18956
18949
IID = Intrinsic::amdgcn_flat_atomic_fadd;
18957
18950
break;
18958
- case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_v2f16:
18959
- ArgTy = llvm::FixedVectorType::get(
18960
- llvm::Type::getHalfTy(getLLVMContext()), 2);
18961
- IID = Intrinsic::amdgcn_flat_atomic_fadd;
18962
- break;
18963
18951
}
18964
18952
llvm::Value *Addr = EmitScalarExpr(E->getArg(0));
18965
18953
llvm::Value *Val = EmitScalarExpr(E->getArg(1));
@@ -19360,7 +19348,9 @@ Value *CodeGenFunction::EmitAMDGPUBuiltinExpr(unsigned BuiltinID,
19360
19348
case AMDGPU::BI__builtin_amdgcn_ds_fminf:
19361
19349
case AMDGPU::BI__builtin_amdgcn_ds_fmaxf:
19362
19350
case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f32:
19363
- case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f64: {
19351
+ case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f64:
19352
+ case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_v2f16:
19353
+ case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_v2f16: {
19364
19354
llvm::AtomicRMWInst::BinOp BinOp;
19365
19355
switch (BuiltinID) {
19366
19356
case AMDGPU::BI__builtin_amdgcn_atomic_inc32:
@@ -19378,6 +19368,8 @@ Value *CodeGenFunction::EmitAMDGPUBuiltinExpr(unsigned BuiltinID,
19378
19368
case AMDGPU::BI__builtin_amdgcn_ds_atomic_fadd_v2bf16:
19379
19369
case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f32:
19380
19370
case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f64:
19371
+ case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_v2f16:
19372
+ case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_v2f16:
19381
19373
BinOp = llvm::AtomicRMWInst::FAdd;
19382
19374
break;
19383
19375
case AMDGPU::BI__builtin_amdgcn_ds_fminf:
0 commit comments